The Future Of Process Is Wide Open
The options for the future of process technology are still wide open with three choices: finfet on bulk, finfet on SOI and planar FD-SOI, says Asen Asenov, Professor of Electronics and Electrical Engineering at Glasgow University and CEO of Gold Standard Simulations, the leading CMOS statistical variability company.
“It’s a battle between Intel and IBM – between SOI finfet and bulk finfet,” Asenov told EW, “while ST’s FD-SOI offers a very good low power solution. FD-SOI in terms of simplicity has advantages.”
To read the full article, click here
Related Semiconductor IP
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- NPU IP Core for Mobile
Related Blogs
- The Future of PCIe Is Optical: Synopsys and OpenLight Present First PCIe 7.0 Data-Rate-Over-Optics Demo
- The Future of Driving: How Advanced DSP is Shaping Car Infotainment Systems
- Windows on Arm is Ready for Prime Time: Native Chrome Caps Momentum for the Future of Laptop Computing
- Open Standard Clarifies the Role of UWB vs Bluetooth
Latest Blogs
- How Arasan’s SoundWire PHY Can Elevate Your Next Audio SoC
- Cadence Leads the Way at PCI-SIG DevCon 2025 with Groundbreaking PCIe 7.0 Demos
- Introducing the Akeana 1000 Series Processors
- How fast a GPU do you need for your user interface?
- PCIe 6.x and 112 Gbps Ethernet: Synopsys and TeraSignal Achieve Optical Interconnect Breakthroughs