The Future Of Process Is Wide Open
June 17, 2013
The options for the future of process technology are still wide open with three choices: finfet on bulk, finfet on SOI and planar FD-SOI, says Asen Asenov, Professor of Electronics and Electrical Engineering at Glasgow University and CEO of Gold Standard Simulations, the leading CMOS statistical variability company.
“It’s a battle between Intel and IBM – between SOI finfet and bulk finfet,” Asenov told EW, “while ST’s FD-SOI offers a very good low power solution. FD-SOI in terms of simplicity has advantages.”
To read the full article, click here
Related Semiconductor IP
- Flexible Pixel Processor Video IP
- 1.6T/3.2T Multi-Channel MACsec Engine with TDM Interface (MACsec-IP-364)
- 100G MAC and PCS core
- xSPI + eMMC Combo PHY IP
- NavIC LDPC Decoder
Related Blogs
- The Future of Driving: How Advanced DSP is Shaping Car Infotainment Systems
- The Future of PCIe Is Optical: Synopsys and OpenLight Present First PCIe 7.0 Data-Rate-Over-Optics Demo
- Windows on Arm is Ready for Prime Time: Native Chrome Caps Momentum for the Future of Laptop Computing
- Navigating the Future of EDA: The Transformative Impact of AI and ML
Latest Blogs
- Morgan State University (MSU) Leveraging Intel 16 and the Cadence Tool Flow for Academic Chip Tapeout
- Securing the Future of Terabit Ethernet: Introducing the Rambus Multi-Channel Engine MACsec-IP-364 (+363)
- Why Weebit’s IP Licensing Model Matters
- Arasan’s xSPI/eMMC5.1 PHY: Unified Dual-Mode Physical Layer IP
- Evolution of CXL PBR Switch in the CXL Fabric