The Future of Emulation on Display
Marrying high-performance hardware with "smart" applications will make emulators workhorses for addressing complex system-level design verification challenges.
DVCon, a conference for design and verification engineers, kicks off next week in San Jose, California. At this conference, hardware emulation will be a much-discussed topic in the program and in hallway conversations.
After three decades of somewhat slow, but steady, progress in hardware emulation technology, its future looks bright for accelerated advancements and expectations of new developments. Over the past 30 years, hardware emulators have evolved both in terms of hardware and the supporting software. A quick scan through hardware specifications of a typical emulator of the late 1980s compared with today's best-in-class reveals that improvements of several characteristics have reached a factor of about 1,000 times.
To read the full article, click here
Related Semiconductor IP
- HBM4 PHY IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
- HBM4 Controller IP
- IPSEC AES-256-GCM (Standalone IPsec)
Related Blogs
- Building the Future of AI on Intelligent Accelerators
- Future of PQC on OpenTitan
- From DIY To Advanced NoC Solutions: The Future Of MCU Design
- Ethernet Evolution: Trends, Challenges, and the Future of Interoperability
Latest Blogs
- ReRAM in Automotive SoCs: When Every Nanosecond Counts
- AndeSentry – Andes’ Security Platform
- Formally verifying AVX2 rejection sampling for ML-KEM
- Integrating PQC into StrongSwan: ML-KEM integration for IPsec/IKEv2
- Breaking the Bandwidth Barrier: Enabling Celestial AI’s Photonic Fabric™ with Custom ESD IP on TSMC’s 5nm Platform