The Future of Chiplet Reliability
Interconnect Failure Prediction With 100% Lane Coverage
Chipmakers are increasingly turning to advanced packaging to overcome the reticle size limit of silicon manufacturing without increasing transistor density. This method also allows hybrid devices with dies in different process nodes while improving yield, which decreases exponentially with size.
However, 2.5D/3D designs introduce a fair share of new challenges, one of the most significant being poor visibility into the interconnect.
The toll of poor visibility into die-to-die (D2D) interconnects
Engineers spend months designing a chiplet, only to discover that almost no internal die pins are accessible to the test program – it's a quality nightmare. Even if the individual dies undergo thorough testing, the numerous lanes that connect them in the advanced package are often left in the dark.
Traditional testing methods based on DFT BIST offer limited relief to engineers. They are useful merely in test mode, leaving a big question mark on what might happen in real-life scenarios. Also, they only provide sample lane coverage, which may lead to oversight of critical malfunctions.
Therefore, when assembling the dies in the SiP (system in package), a variety of D2D interconnect defects can go undetected:
- Solder microbumps: voids, cracks or missing balls
- TSV problems: cracks or partial fill of the drilled holes
- Lane trace issues: bridge shorts due to residual material
To read the full article, click here
Related Semiconductor IP
- xSPI Multiple Bus Memory Controller
- MIPI CSI-2 IP
- PCIe Gen 7 Verification IP
- WIFI 2.4G/5G Low Power Wakeup Radio IP
- Radar IP
Related Blogs
- Windows on Arm is Ready for Prime Time: Native Chrome Caps Momentum for the Future of Laptop Computing
- The Future of PCIe Is Optical: Synopsys and OpenLight Present First PCIe 7.0 Data-Rate-Over-Optics Demo
- Navigating the Future of EDA: The Transformative Impact of AI and ML
- DAC 2024 - Showcasing the future of RISC-V through EDA
Latest Blogs
- The Growing Importance of PVT Monitoring for Silicon Lifecycle Management
- Unlock early software development for custom RISC-V designs with faster simulation
- HBM4 Boosts Memory Performance for AI Training
- Using AI to Accelerate Chip Design: Dynamic, Adaptive Flows
- Locking When Emulating Xtensa LX Multi-Core on a Xilinx FPGA