The Facts: Why Accelerated VIP Is Needed for SoC Verification
On Tuesday May 15th Cadence announced the expansion of our VIP Catalog to include accelerated VIP (AVIP). You may be wondering why Cadence is investing in accelerated VIP (which runs on an accelerated platform such as the Palladium XP) when we already have the market leading simulation VIP. Good question. This blog will answer that and explain the rationale behind Cadence's AVIP and more about our products and plans going forward.
A key driving factor impacting verification approach is the size of the design. Today designs commonly are in the 10's and even 100's of millions of gates. And software size is growing at an even faster pace. There's no respite in sight for these torrid growth rates. So even if you don't face such verification challenges immediately, read on, because they're coming.
To read the full article, click here
Related Semiconductor IP
- Multi-channel, multi-rate Ethernet aggregator - 10G to 400G AX (e.g., AI)
- Multi-channel, multi-rate Ethernet aggregator - 10G to 800G DX
- 200G/400G/800G Ethernet PCS/FEC
- 50G/100G MAC/PCS/FEC
- 25G/10G/SGMII/ 1000BASE-X PCS and MAC
Related Blogs
- Cadence Leads the Pack: The First VIP for USB4 is Here!
- Accelerate SoC Verification, Experts available
- Is your SoC ready for HBM2E - 2x more capacity at 50% more speed
- Alif Is Creating SoC Solutions for Machine Learning with Cadence and Arm