The Design that Made ARM
I sat down with Simon Segars, the CEO of ARM last Friday. As I said yesterday, it is ARM's 25th birthday this week, on Friday if you want the precise date. Although today, of course, we think of even the largest ARM processors as something to embed in an SoC, when the first ARMs were created they were standalone processors taking up the whole die. The ARM1 and ARM2 were just processors. With the ARM3, there was room for a cache. By the time ARM was spun out of Acorn, they were working on the ARM6, a processor and cache, intended for the Apple Newton. Unfortunately the Newton was way ahead of its time and was not a commercial success.
The turning point for ARM was the ARM7. Actually the ARM7TDMI. What do all those letters mean? D was for debug, allowing for JTAG-based debugging. M was for multiplier, it had a fast hardware multiplier. I was for Icebreaker, a sort of on-chip in-circuit-emulator that allowed for hardware breakpoints and watchpoints. But the most important letter was the T that stood for Thumb.
To read the full article, click here
Related Semiconductor IP
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- ML-KEM Key Encapsulation & ML-DSA Digital Signature Engine
- MIPI SoundWire I3S Peripheral IP
- ML-DSA Digital Signature Engine
- P1619 / 802.1ae (MACSec) GCM/XTS/CBC-AES Core
Related Blogs
- Building Smarter, Faster: How Arm Compute Subsystems Accelerate the Future of Chip Design
- 4 Ways that Digital Techniques Can Speed Up Memory Design and Verification
- 3 Key Technologies that Will Transform Electronic Design in 2023
- How Arm is making it easier to build platforms that support Confidential Computing
Latest Blogs
- Why What Where DIFI and the new version 1.3
- Accelerating PCIe Gen6 L0p Verification for AI & HPC Designs using Synopsys VIP
- ML-DSA explained: Quantum-Safe digital Signatures for secure embedded Systems
- Efficiency Defines The Future Of Data Movement
- Why Standard-Cell Architecture Matters for Adaptable ASIC Designs