Taking the HyperLane with IMG A-Series
A few months back we introduced the IMG-A-Series, our latest GPU IP, packed with so much scalable, low-power graphics and compute performance we think it’s the ideal solution for a wide range of markets, from mobile, tablet and gaming to automotive, DTV and server. That’s why we called it the “GPU of Everything.”
A-Series is a significant leap forward for GPU-kind and will provide the basis for future generations of devices. To give some perspective, The Helio P95 SoC, just been announced by our friends at MediaTek is a strong mid-range chipset, featuring a PowerVR GM9446 GPU and will soon lie at the heart of some excellent, affordable devices. However, as always at Imagination, we’re looking to the future and compared to the P95, the A-Series will deliver around 2.5x the graphics performance, 8x faster AI processing or up to 60% lower power. Impressive stuff.
Originally GPUs were all about one thing, 3D graphics, and specifically fill-rate. Creating 3D triangles, calculating their position, colouring them in, processing the right ones (thank you tile-based deferred rending), and outputting them to the screen. Nowadays GPUs need to do more – it’s called “compute”. Indeed, we’ve been talking about running this on low-power GPUs for a long time.
In other words, the modern GPU needs to multi-task. To enable this, in an efficient and secure manner, we have created HyperLane Technology. Inside every A-Series, from the smallest to the very largest are eight individual hardware control lanes, each isolated in memory, enabling different tasks to be submitted to the GPU simultaneously, for fully secure GPU multitasking. It means we can have eight completely different workloads and run them simultaneously; it’s a feature that’s unique in the market.
To read the full article, click here
Related Semiconductor IP
- E-Series GPU IP
- Arm's most performance and efficient GPU till date, offering unparalled mobile gaming and ML performance
- 3D OpenGL ES 1.1 GPU IP core
- 2.5D GPU
- 2D GPU Hardware IP Core
Related Blogs
- Setting the Pace with PCIe® Gen 7: Alphawave Semi's Success at PCIe® Devcon 2024
- Synopsys and Alchip Collaborate to Streamline the Path to Multi-die Success with Soft Chiplets
- Imec and Synopsys Lower the Barriers to 2nm Technology With New Pathfinding Design Kit
- Solving the RISC-V puzzle - optimal performance with zero risk
Latest Blogs
- How is RISC-V’s open and customizable design changing embedded systems?
- Imagination GPUs now support Vulkan 1.4 and Android 16
- From "What-If" to "What-Is": Cadence IP Validation for Silicon Platform Success
- Accelerating RTL Design with Agentic AI: A Multi-Agent LLM-Driven Approach
- UEC-CBFC: Credit-Based Flow Control for Next-Gen Ethernet in AI and HPC