Tabula closed $104M, they’re for real. Right?
In March 2010, exactly a year ago, Tabula announced its product, the 40-nm ABAX device. The device promised a little revolution with its virtual 3D architecture, based on time multiplexing and continuous reconfiguration of its logic. At the time I mirrored Tabula’s announcement with Tier Logic’s, another PLD startup. I wondered whether Tabula could be successful, and I expressed some concerns about how much of an advantage in performance Tabula could get against a Xilinx or an Altera that can smoothly scale down their node size. Also questions were raised about the complexity of synthesizing and verifying an automatically time-multiplexed design, as well as about the extra power consumption required to reconfigure the logic with a frequency of 1.6 GHz.
Related Semiconductor IP
- Flexible Pixel Processor Video IP
- NavIC LDPC Decoder
- Complex Digital Up Converter
- Bluetooth Low Energy 6.0 Digital IP
- Verification IP for Ultra Ethernet (UEC)
Related Blogs
- Traditional Model of Funding Semiconductor Equipment is Broken?
- Tabula, Achronix try driving unique design advantages into solidifed FPGA sector
- Improving the EDA Funding Environment
- Tabula Closes its Doors
Latest Blogs
- Evolution of CXL PBR Switch in the CXL Fabric
- CNNs and Transformers: Decoding the Titans of AI
- How is RISC-V’s open and customizable design changing embedded systems?
- Imagination GPUs now support Vulkan 1.4 and Android 16
- From "What-If" to "What-Is": Cadence IP Validation for Silicon Platform Success