Tabula closed $104M, they’re for real. Right?
In March 2010, exactly a year ago, Tabula announced its product, the 40-nm ABAX device. The device promised a little revolution with its virtual 3D architecture, based on time multiplexing and continuous reconfiguration of its logic. At the time I mirrored Tabula’s announcement with Tier Logic’s, another PLD startup. I wondered whether Tabula could be successful, and I expressed some concerns about how much of an advantage in performance Tabula could get against a Xilinx or an Altera that can smoothly scale down their node size. Also questions were raised about the complexity of synthesizing and verifying an automatically time-multiplexed design, as well as about the extra power consumption required to reconfigure the logic with a frequency of 1.6 GHz.
Related Semiconductor IP
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- NPU IP Core for Mobile
Related Blogs
- Traditional Model of Funding Semiconductor Equipment is Broken?
- Tabula, Achronix try driving unique design advantages into solidifed FPGA sector
- Improving the EDA Funding Environment
- Tabula Closes its Doors
Latest Blogs
- Cadence Welcomes VLAB Works
- Cadence Launches Cache-Coherent HiFi 5s SMP for Next-Gen Audio Applications
- Enabling ‘Few-Shot Learning’ AI with ReRAM
- Maximizing the Usability of Your Chip Development: Design with Flexibility for the Future
- Why Hardware Security Is Just as Critical as Software Security in Modern Systems