Synthesis no longer the killer app
December 5, 2012
Synthesis was the killer app in the transition to the RTL design paradigm. It provided a significant increase in design productivity and provided a level of abstraction that was highly suited to standardization and interoperability. When it became clear that a new level of abstraction had become necessary, everyone expected that it would again be synthesis that would be the killer app, but as so often happens – they were wrong. History never really repeats itself. This time it is not the design flow that is the bottleneck in the process, but has been supplanted by two other areas whose needs are much more dire, namely verification and software.
To read the full article, click here
Related Semiconductor IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- Parameterizable compact BCH codec
- 1G BASE-T Ethernet Verification IP
- Network-on-Chip (NoC)
- Microsecond Channel (MSC/MSC-Plus) Controller
Related Blogs
- No longer a startup, EVE aims for top tier of EDA
- NetSpeed NoC IP or Architectural Synthesis Start-up?
- Apple Going (IP) Vertical with no Imagination!
- No one-size-fits-all approach to RISC-V processor optimization
Latest Blogs
- Physical AI at the Edge: A New Chapter in Device Intelligence
- Rivian’s autonomy breakthrough built with Arm: the compute foundation for the rise of physical AI
- AV1 Image File Format Specification Gets an Upgrade with AVIF v1.2.0
- Industry’s First End-to-End eUSB2V2 Demo for Edge AI and AI PCs at CES
- Integrating Post-Quantum Cryptography (PQC) on Arty-Z7