Synthesis no longer the killer app
December 5, 2012
Synthesis was the killer app in the transition to the RTL design paradigm. It provided a significant increase in design productivity and provided a level of abstraction that was highly suited to standardization and interoperability. When it became clear that a new level of abstraction had become necessary, everyone expected that it would again be synthesis that would be the killer app, but as so often happens – they were wrong. History never really repeats itself. This time it is not the design flow that is the bottleneck in the process, but has been supplanted by two other areas whose needs are much more dire, namely verification and software.
To read the full article, click here
Related Semiconductor IP
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- ML-KEM Key Encapsulation & ML-DSA Digital Signature Engine
- MIPI SoundWire I3S Peripheral IP
- ML-DSA Digital Signature Engine
- P1619 / 802.1ae (MACSec) GCM/XTS/CBC-AES Core
Related Blogs
- No longer a startup, EVE aims for top tier of EDA
- NetSpeed NoC IP or Architectural Synthesis Start-up?
- Apple Going (IP) Vertical with no Imagination!
- No one-size-fits-all approach to RISC-V processor optimization
Latest Blogs
- PCIe Low-Power Validation Challenges and Potential Solutions (PIPE/L1 Substates)
- Rethinking Edge AI Interconnects: Why Multi-Protocol Is the New Standard
- Tidying Up: FIPS-Compliant Secure Zeroization for OTP
- Accelerating Your Development: Simplify SoC I/O with a Single Multi-Protocol SerDes IP
- Why What Where DIFI and the new version 1.3