Can Sub-Arctic Temperature Circuits Solve the AI Energy Challenge?
The AI era is fostering unprecedented innovation across industries and creating acute challenges for the high-performance computing (HPC) industry to support exponential power and performance demands. AI alone is poised to increase data center power demand by 160 percent by 2030, as queries from applications like ChatGPT require nearly 10X the electricity to process as a Google search. The HPC ecosystem is exploring new semiconductor designs to unlock next-generation infrastructures that deliver greater performance and energy efficiency. One promising area of semiconductor research looks to answer the question, “Can sub arctic-cold, microscopic circuits = a more energy efficient AI data center?” Enter – cryogenic CMOS.
To read the full article, click here
Related Semiconductor IP
- Rad-Hard GPIO, ODIO & LVDS in SkyWater 90nm
- 1.22V/1uA Reference voltage and current source
- 1.2V SLVS Transceiver in UMC 110nm
- Neuromorphic Processor IP
- Lossless & Lossy Frame Compression IP
Related Blogs
- ReRAM-Powered Edge AI: A Game-Changer for Energy Efficiency, Cost, and Security
- Bluetooth set as short range wireless standard for smart energy!
- ARM A Huge Challenge For Intel
- The Chip Challenge For Japan
Latest Blogs
- MIPS P8700 RISC-V Processor for Advanced Functional Safety Systems
- Boost SoC Flexibility: 4 Design Tips for Memory Subsystems with Combo DDR3/4 Interfaces
- High Bandwidth Memory Evolution from First Generation HBM to the Latest HBM4
- Keeping Pace with CXL Specification Revisions
- Silicon-proven LVTS for 2nm: a new era of accuracy and integration in thermal monitoring