SoC Integration Mistakes
February 27, 2014
Experts at the Table, Part 2: Why making assumptions about use cases and thinking outside the box can create disasters—and where the pain really hits.
Semiconductor Engineering sat down to discuss integration challenges with Ruggero Castagnetti, distinguished engineer at LSI; Rob Aitken, an ARM fellow; Robert Lefferts, director of engineering in Synopsys’ Solutions Group; Bernard Murphy, chief technology officer at Atrenta; and Luigi Capodieci, R&D fellow at GlobalFoundries. What follows are excerpts of that roundtable discussion.
Related Semiconductor IP
- ReRAM NVM in DB HiTek 130nm BCD
- UFS 5.0 Host Controller IP
- PDM Receiver/PDM-to-PCM Converter
- Voltage and Temperature Sensor with integrated ADC - GlobalFoundries® 22FDX®
- 8MHz / 40MHz Pierce Oscillator - X-FAB XT018-0.18µm
Related Blogs
- Experts At The Table: SoC Integration Mistakes
- NoC for faster SoC integration
- Bluetooth 5 IP is Ready for SoC Integration
- Integration and Verification of PCIe Gen4 Root Complex IP into an Arm-Based Server SoC Application
Latest Blogs
- Announcing Arm AGI CPU: The silicon foundation for the agentic AI cloud era
- Tapeout Predictability with Hardened eFPGA IP Blocks
- Tape-out Risk in the Age of Edge AI: The Case for GPU IP
- PQShield Collaborates with pQCee
- Advancing In-Memory Computing: A Global Effort to Build More Efficient AI Hardware