IP-SoC Conference - Developments in the Semiconductor IP Industry in a Key Hotbed of Technology
Israel is always a great place to visit, be it for business or pleasure. The people, the cutting-edge technology and advanced products, the food, the history, and the beautiful landscape all leave you with never a dull moment.
Technology, in Israel, is one of the country’s most developed sectors and semiconductors are a key growth area, seen by the numerous start-ups—independent or acquired. The percentage of Israelis engaged in science and technology, and the amount spent on R&D in relation to GDP, is amongst the highest in the world.
In the surprising rain showers of April, SemIsrael and Design & Reuse hosted the D&R and SemIsrael IP-SoC Day in the Green Villa, close to Tel Aviv University.
Over 150 local and international experts attended this second IP-SoC Day, which will now become an annual conference. The presenters were from several leading IP companies based around the world, who shared their visions, products, and problems they solve. These were accompanied by industry insight from Design & Reuse, end customer perspective from Mobileye, and IP delivery and EDA-related topics by vendors such as Leading Edge, Design & Reuse, Cadence, and Evatronix.
Related Semiconductor IP
- Sine Wave Frequency Generator
- CAN XL Verification IP
- Rad-Hard GPIO, ODIO & LVDS in SkyWater 90nm
- 1.22V/1uA Reference voltage and current source
- 1.2V SLVS Transceiver in UMC 110nm
Related Blogs
- A Brief History of the Fabless Semiconductor Industry
- Dr. Wally Rhines on global semiconductor industry outlook 2013
- Global semiconductor industry to grow 7.9 percent in 2013
- Silicon Valley Must Reinvigorate the Semiconductor Industry
Latest Blogs
- The Perfect Solution for Local AI
- UA Link vs Interlaken: What you need to know about the right protocol for AI and HPC interconnect fabrics
- Analog Design and Layout Migration automation in the AI era
- UWB, Digital Keys, and the Quest for Greater Range
- Building Smarter, Faster: How Arm Compute Subsystems Accelerate the Future of Chip Design