Samsung Highlights Work to Bring RISC-V to Tizen
In case you missed it at the 2024 Samsung Developer Conference today, our partners at Samsung Visual Display discussed the work they have been doing to port the Tizen operating system to RISC-V. Tizen is an open-source operating system (OS) that is used in many Samsung smart T.V.s and it makes sense that they would look to the fast growing, global open-standard RISC-V to develop future systems. The presentation showed the results of efforts at both companies to expand the capabilities of the already robust Tizen approach. At the event they also demonstrated a T.V. running on RISC-V and using a SiFive Performance P470 based core.
SiFive and RISC-V products have many current and future applications in consumer devices and across the IoT. As major software ecosystems continue to optimize for RISC-V we expect to see much continued progress in the months ahead and it makes sense also that an important OS like Tizen would include RISC-V capabilities.
The low power, flexibility and performance benefits of SiFive’s Performance cores are ideal for products like Smart TVs and we are pleased to collaborate with Samsung on ways to bring RISC-V to Tizen in the future. Our global hardware and software teams have worked closely with Samsung teams to understand the challenges and today’s announcement is the culmination of a lot of great work by teams at both companies.
The presentation marks an exciting milestone and highlighted an important new piece of the inevitable RISC-V ecosystem.
Related Semiconductor IP
- RISC-V CPU IP
- RISC-V Vector Extension
- RISC-V Real-time Processor
- RISC-V High Performance Processor
- 32b/64b RISC-V 5-stage, scalar, in-order, Application Processor. Linux and multi-core capable. Maps upto ARM A-35. Optimal PPA.
Related Blogs
- Samsung eyes Rambus?
- Samsung Pushes Cortex-A8 to 1GHz
- TSMC versus SAMSUNG
- Is It Broadcom? Is It Intel? Is It Samsung?
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?