Combining Root of Trust and PUF Technology For Robust Chip Security
November 17, 2021
The foundation of security for semiconductor devices is the implementation of a hardware Root of Trust (RoT) on which all secure operations of a system rely. With the growing interest in Physical Unclonable Function (PUF) technology as the source of entropy for cryptographic operations, a combined RoT and PUF solution is extremely compelling. Today, Rambus and Intrinsic ID announced the availability of integrated solutions that seamlessly bring together industry-leading RoT and PUF offerings.
Related Semiconductor IP
- Root of Trust
- tRoot Fx Hardware Secure Modules: Programmable Root of Trust
- Via-PUF Security Chip for Root of Trust
- Root of Trust Solutions
- RT-650 DPA-Resistant Hardware Root of Trust Security Processor for Govt/Aero/Defense FIPS-140
Related Blogs
- Why SRAM PUF Technology Is the Bedrock of Dependable Security in Any Chip
- Rambus CryptoManager Root of Trust Cores Certified ASIL-B/D Ready for Enhanced Security in Automotive Applications
- Rambus and the OCP: Tackling Cloud Data Security with a Hardware Root of Trust
- Extending Security IP leadership with FIPS 140-2 CMVP Certification for Root of Trust IP
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?