RISC-V Cores: SweRV and ET-Maxion
December was the first RISC-V summit at the Santa Clara Convention Center. I covered that in my post RISC-V: Real Products in Volume. The one-sentence summary of the state of RISC-V is that it is already dominant in academia, and has some traction with DARPA too. I doubt any chips will be built in academia that are not RISC-V-based, and it is clear that a lot of ideas for things like hardware security will be prototyped in RISC-V. The big question is how significant it will be in the commercial world.
The big potential driver in the industry is the end of progress in general-purpose processor performance. This is a confluence of a couple of factors: the inability to increase clock rates significantly to get extra performance, and the lack of new ideas in computer architecture to increase instructions per cycle. This means that the only route to improved performance is through special-purpose CPUs that match a specialized workload (such as neural networks, or wireless modem signal processing) to specialized architectures that can do tens or even hundreds of times better.
To read the full article, click here
Related Semiconductor IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- Compact Embedded RISC-V Processor
- Multi-core capable 64-bit RISC-V CPU with vector extensions
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- RISC-V AI Acceleration Platform - Scalable, standards-aligned soft chiplet IP
Related Blogs
- Jeff Bier's Impulse Response - The Rise of Licensable Cores
- No More Cores, No Higher Frequencies, says Intel
- Some critical considerations for SoC and Silicon Realization teams thinking about using ARM Cortex-A7 or ARM Cortex-A8 processor cores
- Binary Translation: a Quick Way to get More Apps Running on MIPS Cores
Latest Blogs
- Smarter ASICs and SoCs: Unlocking Real-World Connectivity with eFPGA and Data Converters
- RISC-V Takes First Step Toward International Standardization as ISO/IEC JTC1 Grants PAS Submitter Status
- Running Optimized PyTorch Models on Cadence DSPs with ExecuTorch
- PCIe 6.x: Synopsys IP Selected as First Gold System for Compliance Testing
- Post-quantum security in platform management: PQShield is ready for SPDM 1.4