Power-Efficient Recognition Systems for Embedded Applications
July 12, 2016
eural networks are hot. Las Vegas is hot, too. And there is a connection. In late June, one of the major conferences for the field, Computer Vision and Pattern Recognition (CVPR), is held there. On the Sunday before, Cadence ran a half-day training course on Power-Efficient Recognition Systems for Embedded Applications and I attended it. Trip to Vegas, yeah. Spend all day in a windowless conference room, not so much.
But the whole area is changing really fast with new developments coming all the time. Here are three things that I saw in just the last couple of days:
To read the full article, click here
Related Semiconductor IP
- eUSB2V2.0 Controller + PHY IP
- I/O Library with LVDS in SkyWater 90nm
- 50G PON LDPC Encoder/Decoder
- UALink Controller
- RISC-V Debug & Trace IP
Related Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- ML-DSA explained: Quantum-Safe digital Signatures for secure embedded Systems
- Right Sizing AI for Embedded Applications
- Jeff Bier's Impulse Response - Mobile Application Processors Shift to Embedded Applications