PCIe Gen4 - VIP/IP Solution with Protocol-Aware Debug and Source Code Test Suites
October 28, 2015
Today’s PCIe verification engineers have to trade-off between verification completeness and demanding time to market, and the new Gen4 specification makes it more challenging. This video highlights Synopsys’ complete PCIe Gen4 solution that includes implementation IP (Controller/PHY), Verification IP, protocol-aware debug and source code test suites to accelerate verification closure.
Related Semiconductor IP
- EMFI Detector
- Sine Wave Frequency Generator
- CAN XL Verification IP
- Rad-Hard GPIO, ODIO & LVDS in SkyWater 90nm
- 1.22V/1uA Reference voltage and current source
Related Blogs
- Introducing Synopsys VIP for PCIe Gen4
- Webinar: Accelerating Verification Closure with PCIe Gen4 VIP
- PCIe Gen4 Test Suite with Spec Linking Demo
- PCIe PIPE 4.4.1: Enabler for PCIe Gen4
Latest Blogs
- Unleashing Leading On-Device AI Performance and Efficiency with New Arm C1 CPU Cluster
- The Perfect Solution for Local AI
- UA Link vs Interlaken: What you need to know about the right protocol for AI and HPC interconnect fabrics
- Analog Design and Layout Migration automation in the AI era
- UWB, Digital Keys, and the Quest for Greater Range