New Distributed Simulation Technology for Faster Simulation of Multi-Die Systems
AI-powered chatbots. Robotic manufacturing equipment. Self-driving cars. Bandwidth-intensive applications like these are flourishing—and driving the move from monolithic system-on-chips (SoCs) to multi-die systems. By integrating multiple dies, or chiplets, into a single package, designers can achieve scaling of system functionality at reduced risk and with faster time to market.
Multi-die system development is not without its challenges, and verification is one area in particular that stands out. Considering how exhaustive the verification process must be in order to catch detrimental bugs and produce high-performing designs, one can only imagine the impact that a 2.5D or 3D chip might have on this process.
However, a native framework now available in the Synopsys VCS® functional verification solution provides distributed simulation that allows you to run a large simulation job in smaller parts. This approach eliminates capacity limitations while minimizing errors for better multi-die system outcomes. Read on to learn more about distributed simulation, including how NVIDIA improved simulation performance 2x using this new technology.
To read the full article, click here
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related Blogs
- New Synopsys Report Highlights Key Industry Insights on the Impact of Multi-Die Systems
- How Multi-Die Systems Create New Business Opportunities for Semiconductor Companies
- Embracing Multi-Die Systems and Photonics for Aerospace and Government Applications
- Addressing Multi-Physics Effects for High-Performing Multi-Die Systems with Integrated Die/Package Co-Design Platform
Latest Blogs
- Cadence Announces Industry's First Verification IP for Embedded USB2v2 (eUSB2v2)
- The Industry’s First USB4 Device IP Certification Will Speed Innovation and Edge AI Enablement
- Understanding Extended Metadata in CXL 3.1: What It Means for Your Systems
- 2025 Outlook with Mahesh Tirupattur of Analog Bits
- eUSB2 Version 2 with 4.8Gbps and the Use Cases: A Comprehensive Overview