NeuReality Accelerates 7nm AI Chip Tape-Out with Cloud-Based Emulation
Say you’re a small company with a big idea, but are just getting started. Because your first silicon AI chip design is in development, you have a limited budget to get your offering off the ground. You also know that, given competitive pressures, the faster you get to market, the better. In this scenario, any tools or technologies that can help accelerate the AI chip design and verification process can also provide a foundation for your company’s success.
For Caesarea, Israel-based NeuReality, which develops purpose-built AI inference platforms, its helping hand came by way of cloud-based chip design emulation, specifically Synopsys ZeBu® Cloud. Rather than go through the costly, time-consuming process of building its own semiconductor emulation infrastructure, NeuReality took advantage of the flexibility, scalability, and elasticity of the cloud, and achieved tape-out and production of the world’s most complex chips on schedule. Read on to learn more about NeuReality’s quest to make AI adoption easy.
To read the full article, click here
Related Semiconductor IP
- 50MHz to 800MHz Integer-N RC Phase-Locked Loop on SMIC 55nm LL
- Simulation VIP for AMBA CHI-C2C
- Process/Voltage/Temperature Sensor with Self-calibration (Supply voltage 1.2V) - TSMC 3nm N3P
- USB 20Gbps Device Controller
- SM4 Cipher Engine
Related Blogs
- Mentium Accelerates Tape-out of AI Accelerator Chip for Space Applications on Synopsys Cloud
- TetraMem Delivers RISC-V AI Accelerator Tape-Out in Record Time on Synopsys Cloud
- Could TSMC be your next chip design cloud owner?
- Leveraging a Unified Emulation and Prototyping System to Address Verification Requirements Across the Chip Development Cycle
Latest Blogs
- Cadence Recognized as TSMC OIP Partner of the Year at 2025 OIP Ecosystem Forum
- Accelerating Development Cycles and Scalable, High-Performance On-Device AI with New Arm Lumex CSS Platform
- Desktop-Quality Ray-Traced Gaming and Intelligent AI Performance on Mobile with New Arm Mali G1-Ultra GPU
- Powering Scale Up and Scale Out with 224G SerDes for UALink and Ultra Ethernet
- Arm and Synopsys: Delivering an Integrated, Nine-Stage “Silicon-to-System” Chip Design Flow