MoSys Fires Up the Bandwidth Engine
I met with Dave DeMaria, vice president of business operations for MoSys at the 47th Design Automation Conference (#47dac), to talk about the company’s transformation over the past few tumultuous years.
As an avid Harley-Davidson rider, I thought I’d seen everything but, what a wild ride they’ve had!
Many will recall that MoSys (formerly Monolithic System Technology, Inc.) started out as a high flyer in the semiconductor industry with a revolutionary 1TSRAM design that promised to outperform traditional 6T SRAM in high-speed applications. The product generated significant interest industrywide, but absent a compelling event to move designers off of their traditional memory choices, it was a difficult sell against established technologies that were cheap and in plentiful supply.
To read the full article, click here
Related Semiconductor IP
- eDP 2.0 Verification IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- LLM AI IP Core
- Post-Quantum Digital Signature IP Core
- Compact Embedded RISC-V Processor
Related Blogs
- MoSys combines design, process and test to break the 2 billion accesses per second barrier
- Qualcomm JEDEC Mobile Keynote: Memory Bandwidth and Thermal Limits
- It's about the mobile GPU memory bandwidth per watt, folks
- Flashback to Basics Friday! Bandwidth...
Latest Blogs
- Enhancing PCIe6.0 Performance: Flit Sequence Numbers and Selective NAK Explained
- Smarter ASICs and SoCs: Unlocking Real-World Connectivity with eFPGA and Data Converters
- RISC-V Takes First Step Toward International Standardization as ISO/IEC JTC1 Grants PAS Submitter Status
- Running Optimized PyTorch Models on Cadence DSPs with ExecuTorch
- PCIe 6.x: Synopsys IP Selected as First Gold System for Compliance Testing