MoSys Fires Up the Bandwidth Engine
I met with Dave DeMaria, vice president of business operations for MoSys at the 47th Design Automation Conference (#47dac), to talk about the company’s transformation over the past few tumultuous years.
As an avid Harley-Davidson rider, I thought I’d seen everything but, what a wild ride they’ve had!
Many will recall that MoSys (formerly Monolithic System Technology, Inc.) started out as a high flyer in the semiconductor industry with a revolutionary 1TSRAM design that promised to outperform traditional 6T SRAM in high-speed applications. The product generated significant interest industrywide, but absent a compelling event to move designers off of their traditional memory choices, it was a difficult sell against established technologies that were cheap and in plentiful supply.
To read the full article, click here
Related Semiconductor IP
- HBM4 PHY IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
- HBM4 Controller IP
- IPSEC AES-256-GCM (Standalone IPsec)
Related Blogs
- MoSys combines design, process and test to break the 2 billion accesses per second barrier
- Qualcomm JEDEC Mobile Keynote: Memory Bandwidth and Thermal Limits
- It's about the mobile GPU memory bandwidth per watt, folks
- Flashback to Basics Friday! Bandwidth...
Latest Blogs
- ReRAM in Automotive SoCs: When Every Nanosecond Counts
- AndeSentry – Andes’ Security Platform
- Formally verifying AVX2 rejection sampling for ML-KEM
- Integrating PQC into StrongSwan: ML-KEM integration for IPsec/IKEv2
- Breaking the Bandwidth Barrier: Enabling Celestial AI’s Photonic Fabric™ with Custom ESD IP on TSMC’s 5nm Platform