Moore's Law and Semiconductor Design and Manufacturing
March 14, 2011
The semiconductor design and manufacturing challenges at 40nm and 28nm are a direct result of Moore’s Law, the climbing transistor count and shrinking geometries. It’s a process AND design issue and the interaction is at the transistor level. Transistors may be shrinking, but atoms aren’t. So now it actually matters when even a few atoms are out of place. So process variations, whether they are statistical, proximity, or otherwise, have got to be thoughtfully accounted for, if we are to achieve low-power, high-performance, and high yield design goals.
To read the full article, click here
Related Semiconductor IP
- eUSB2V2.0 Controller + PHY IP
- I/O Library with LVDS in SkyWater 90nm
- 50G PON LDPC Encoder/Decoder
- UALink Controller
- RISC-V Debug & Trace IP
Related Blogs
- How Is the Semiconductor Industry Handling Scaling: Is Moore's Law Still Alive?
- Reshoring Semiconductor Manufacturing
- Semiconductor Growth from AI-Driven Design Productivity
- Can the Semiconductor Industry Overcome Thermal Design Challenges in Multi-Die Systems?
Latest Blogs
- Embedded Security explained: IPsec and IKEv2 for embedded Systems
- Deploying StrongSwan on an Embedded FPGA Platform, IPsec/IKEv2 on Arty Z7 with PetaLinux and PQC
- The Rise of Physical AI: When Intelligence Enters the Real World
- Can Open-Source ISAs Catalyze Smart Manufacturing?
- The Future of AI is Modular: Why the SiFive-NVIDIA Milestone Matters