MIPI CSI-2 v2.0: Emerging Applications in IoT, Drones and Automotive
MIPI Camera Serial Interface (CSI-2) is widely used as a camera interface in the mobile industry. MIPI Alliance is constantly working towards providing a solution to cater the increasing demand for higher-bandwidth and high-definition video like 1080p, 4K, and 8K. The MIPI Working Group released CSI-2 v2.0 to target emerging imaging and vision applications. It has extended the usages of CSI-2 to IoT, wearable devices, drones, Virtual Reality (VR) and Augmented Reality (AR), and automotive systems.
CSI2 is a high-bandwidth interface between a camera and a host processor. Data is transmitted using differential signals using a clock lane. The physical layer, used with CSI-2, can be D-PHY or C-PHY based on the requirements. Performance using both physical layers are scalable, which can deliver data-bandwidth up to 8 Gbps per lane or up to 24 Gbps in a three lane C-PHY system. Below figure shows the topology which can be used by a CSI-2 camera sensor and an application processor with D-PHY or C-PHY as the physical layer.
Related Semiconductor IP
- MIPI CSI-2 RX Controller
- MIPI CSI-2 TX IP
- MIPI CSI-2 RX IP
- MIPI CSI-2 v3.0 Rx/Tx For Combo C/D-PHY
- MIPI CSI-2 v3.0 TRANSMITTER FOR COMBO C/DPHY
Related Blogs
- MIPI CSI-2 v2.0: Emerging Applications in IoT, Drones and Automotive
- Accelerate your MIPI CSI-2 Verification with a Divide and Conquer Approach
- Beyond Mobility, MIPI CSI-2 v2.1 now in Automotive, Drones and IoT
- MIPI CSI-2 v3.0 is here! - The industry's First Comprehensive Solution for 5G, Imaging, Surveillance and Automotive
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?