Microprocessor Architecture and the Future of EDA Tools and IP Cores
January 28, 2014
It wasn't too long ago—perhaps even 5 to 10 years ago—that EDA and IP cores made strange bedfellows. If you've been in the industry for a few years, you remember those days (think "star IP" for one thing).
Well, times change quickly in our industry. Today, IP cores are a fundamental part of EDA and design methodologies. Just a few short years ago, Cadence's IP business was minimal or nonexistent. Today, Cadence is the number 4 provider of IP cores in the global electronics design world.
Related Semiconductor IP
- Tensilica DSP IP supports efficient AI/ML processing
- Tensilica Vision P1 DSP
- Tensilica Vision P6 DSP
- Tensilica Vision Q8 DSP
- Tensilica Xtensa NX Processor Platform
Related Blogs
- Navigating the Future of EDA: The Transformative Impact of AI and ML
- DDR5 12.8Gbps MRDIMM IP: Powering the Future of AI, HPC, and Data Centers
- The Future of PCIe Is Optical: Synopsys and OpenLight Present First PCIe 7.0 Data-Rate-Over-Optics Demo
- Cadence and Arm Are Building the Future of Infrastructure
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?