Microprocessor Architecture and the Future of EDA Tools and IP Cores
January 28, 2014
It wasn't too long ago—perhaps even 5 to 10 years ago—that EDA and IP cores made strange bedfellows. If you've been in the industry for a few years, you remember those days (think "star IP" for one thing).
Well, times change quickly in our industry. Today, IP cores are a fundamental part of EDA and design methodologies. Just a few short years ago, Cadence's IP business was minimal or nonexistent. Today, Cadence is the number 4 provider of IP cores in the global electronics design world.
To read the full article, click here
Related Semiconductor IP
- Tensilica DSP IP supports efficient AI/ML processing
- Tensilica Vision P1 DSP
- Tensilica Vision P6 DSP
- Tensilica Vision Q8 DSP
- Tensilica Xtensa NX Processor Platform
Related Blogs
- Navigating the Future of EDA: The Transformative Impact of AI and ML
- DDR5 12.8Gbps MRDIMM IP: Powering the Future of AI, HPC, and Data Centers
- The Future of PCIe Is Optical: Synopsys and OpenLight Present First PCIe 7.0 Data-Rate-Over-Optics Demo
- The Future of Technology: Transforming Industrial IoT with Edge AI and AR
Latest Blogs
- Cadence Announces Industry's First Verification IP for Embedded USB2v2 (eUSB2v2)
- The Industry’s First USB4 Device IP Certification Will Speed Innovation and Edge AI Enablement
- Understanding Extended Metadata in CXL 3.1: What It Means for Your Systems
- 2025 Outlook with Mahesh Tirupattur of Analog Bits
- eUSB2 Version 2 with 4.8Gbps and the Use Cases: A Comprehensive Overview