Lead Times Up, Inventories Low, Double-Ordering Rife, Capacity Strained
June 23, 2010
The chip upturn is following its traditional pattern - inventory levels remain low, double ordering appears common, lead times are lengthening and capacity is straining to keep up with demand..
"Chip makers and other participants in the chain are shorter on supply than is widely perceived," says iSuppli's Carlo Ciriello.
To read the full article, click here
Related Semiconductor IP
- xSPI Multiple Bus Memory Controller
- MIPI CSI-2 IP
- PCIe Gen 7 Verification IP
- WIFI 2.4G/5G Low Power Wakeup Radio IP
- Radar IP
Related Blogs
- Could China Take the Lead in Installed 300mm Capacity?
- Netbook Chip-Set Orders To Max Out Capacity At TSMC & UMC
- Advanced Fab Capacity Utilisation Tops 90%
- TSMC UMC Lead Semiconductor Recovery - Record Year in 2010
Latest Blogs
- The Growing Importance of PVT Monitoring for Silicon Lifecycle Management
- Unlock early software development for custom RISC-V designs with faster simulation
- HBM4 Boosts Memory Performance for AI Training
- Using AI to Accelerate Chip Design: Dynamic, Adaptive Flows
- Locking When Emulating Xtensa LX Multi-Core on a Xilinx FPGA