Lead Times Up, Inventories Low, Double-Ordering Rife, Capacity Strained
June 23, 2010
The chip upturn is following its traditional pattern - inventory levels remain low, double ordering appears common, lead times are lengthening and capacity is straining to keep up with demand..
"Chip makers and other participants in the chain are shorter on supply than is widely perceived," says iSuppli's Carlo Ciriello.
To read the full article, click here
Related Semiconductor IP
- HBM4 PHY IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- HBM4 Controller IP
- IPSEC AES-256-GCM (Standalone IPsec)
- Parameterizable compact BCH codec
Related Blogs
- Could China Take the Lead in Installed 300mm Capacity?
- Netbook Chip-Set Orders To Max Out Capacity At TSMC & UMC
- Advanced Fab Capacity Utilisation Tops 90%
- TSMC UMC Lead Semiconductor Recovery - Record Year in 2010
Latest Blogs
- ReRAM in Automotive SoCs: When Every Nanosecond Counts
- AndeSentry – Andes’ Security Platform
- Formally verifying AVX2 rejection sampling for ML-KEM
- Integrating PQC into StrongSwan: ML-KEM integration for IPsec/IKEv2
- Breaking the Bandwidth Barrier: Enabling Celestial AI’s Photonic Fabric™ with Custom ESD IP on TSMC’s 5nm Platform