In-house layout goes the way of home-grown EDA
April 15, 2013
I think the practical end to in-house layout may be in sight. I say this for several reasons; complexity, learning curve, peak-load labor requirements and alternative use of manpower.
Let’s take a look at each issue and see what one might conclude. I think I have it right, but who knows, maybe I’m the only one that sees the murky end to internal layout teams at most organizations.
To read the full article, click here
Related Semiconductor IP
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- NPU IP Core for Mobile
Related Blogs
- Navigating the Future of EDA: The Transformative Impact of AI and ML
- DAC 2024 - Showcasing the future of RISC-V through EDA
- A Fast and Seamless Way to Burst to the Cloud for Peak EDA Workloads
- The Importance of Ecosystem Cooperation for Interoperability
Latest Blogs
- Cadence Leads the Way at PCI-SIG DevCon 2025 with Groundbreaking PCIe 7.0 Demos
- Introducing the Akeana 1000 Series Processors
- How fast a GPU do you need for your user interface?
- PCIe 6.x and 112 Gbps Ethernet: Synopsys and TeraSignal Achieve Optical Interconnect Breakthroughs
- Powering the Future of RF: Falcomm and GlobalFoundries at IMS 2025