IEDM: The Big Decisions for 5nm
December 12, 2016
The Sunday of IEDM there were two all-day short courses. The one I attended was Technology Options for the 5nm Node. It was organized by An Steegen of imec. I am not going to attempt to cover the entire day's presentations in a short post like this, but the topics covered included lithography, channel materials, transistor options beyond FinFET, low-resistance contacts, minimizing parasitics in the metal stack, and metrology.
To read the full article, click here
Related Semiconductor IP
- Flexible Pixel Processor Video IP
- Complex Digital Up Converter
- Bluetooth Low Energy 6.0 Digital IP
- Verification IP for Ultra Ethernet (UEC)
- MIPI SWI3S Manager Core IP
Related Blogs
- RISC-V for the Datacenter: Introducing the P870-D
- 2024 Set The Stage For NoC Interconnect Innovations In SoC Design
- Semidynamics – Customizable RISC-V Technology for the Next Five AI Revolutions
- Real-Time Intelligence for Physical AI at the Edge
Latest Blogs
- CNNs and Transformers: Decoding the Titans of AI
- How is RISC-V’s open and customizable design changing embedded systems?
- Imagination GPUs now support Vulkan 1.4 and Android 16
- From "What-If" to "What-Is": Cadence IP Validation for Silicon Platform Success
- Accelerating RTL Design with Agentic AI: A Multi-Agent LLM-Driven Approach