How to Balance Directed and Constraint Random Testing
A critical aspect of any VIP, is the test suite. Without appropriate type of tests, it would be impossible to verify design optimally. One must take care to ensure that the tests cover all important areas of the design that are to be verified.
Let us start by asking - what is the difference between directed tests and constraint random tests?
Directed tests are simple tests, wherein a particular scenario is recreated for a known feature, and the expectations are set accordingly. Constraint random tests can cover a wide number of scenarios and/or multiple configurations. This is possible because the scenario generated is randomized with constraints, restricting parameters to values defined within the specification range.
Note: While an IP designer would wish to verify all the features using constraint random tests, a verification engineer would want to use as few constraint random tests as possible.
What are the trade-offs of using directed tests versus constraint random tests?
Related Semiconductor IP
- Post-Quantum Digital Signature IP Core
- Compact Embedded RISC-V Processor
- Power-OK Monitor
- RISC-V-Based, Open Source AI Accelerator for the Edge
- Securyzr™ neo Core Platform
Related Blogs
- How to Solve the Size, Weight, Power and Cooling Challenge in Radar & Radio Frequency Modulation Classification
- How to Augment SoC Development to Conquer Your Design Hurdles
- How to Unlock the Power of Operator Fusion to Accelerate AI
- How to Get Started with Model-Based Systems Engineering
Latest Blogs
- Running Optimized PyTorch Models on Cadence DSPs with ExecuTorch
- PCIe 6.x: Synopsys IP Selected as First Gold System for Compliance Testing
- Post-quantum security in platform management: PQShield is ready for SPDM 1.4
- Unleash Real-Time LiDAR Intelligence with Akida On-Chip AI
- Ceva Advancing Real-Time AI with Transformers and Intelligent Quantization