How to Balance Directed and Constraint Random Testing
A critical aspect of any VIP, is the test suite. Without appropriate type of tests, it would be impossible to verify design optimally. One must take care to ensure that the tests cover all important areas of the design that are to be verified.
Let us start by asking - what is the difference between directed tests and constraint random tests?
Directed tests are simple tests, wherein a particular scenario is recreated for a known feature, and the expectations are set accordingly. Constraint random tests can cover a wide number of scenarios and/or multiple configurations. This is possible because the scenario generated is randomized with constraints, restricting parameters to values defined within the specification range.
Note: While an IP designer would wish to verify all the features using constraint random tests, a verification engineer would want to use as few constraint random tests as possible.
What are the trade-offs of using directed tests versus constraint random tests?
Related Semiconductor IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- Parameterizable compact BCH codec
- 1G BASE-T Ethernet Verification IP
- Network-on-Chip (NoC)
- Microsecond Channel (MSC/MSC-Plus) Controller
Related Blogs
- How to Solve the Size, Weight, Power and Cooling Challenge in Radar & Radio Frequency Modulation Classification
- How to Unlock the Power of Operator Fusion to Accelerate AI
- How to Get Started with Model-Based Systems Engineering
- How AI Is Enabling Digital Design Retargeting to Maximize Productivity
Latest Blogs
- What Does a GPU Have to Do With Automotive Security?
- Physical AI at the Edge: A New Chapter in Device Intelligence
- Rivian’s autonomy breakthrough built with Arm: the compute foundation for the rise of physical AI
- AV1 Image File Format Specification Gets an Upgrade with AVIF v1.2.0
- Industry’s First End-to-End eUSB2V2 Demo for Edge AI and AI PCs at CES