How Is AI Driving the Next Innovation Wave for Electronic Design?
If it seems that AI is everywhere all at once these days, it’s not your imagination. From our smart speakers and web searches to arduous pursuits like climate change modeling and vaccine discovery, AI is optimizing and accelerating processes in a wide array of areas. In the chip design world, intelligence is providing an answer to the complicated challenges facing the semiconductor industry, from silicon engineering talent shortages to growing chip design complexities and aggressive time-to-market targets.
There was no shortage of insights into the challenges and opportunities of AI in the semiconductor industry during the recent SNUG Silicon Valley 2023 conference in Santa Clara. At one of the event’s lunchtime panels, “How AI Is Driving the Next Innovation Wave for EDA,” Karl Freund, founder and principal analyst at Cambrian-AI Research, moderated a lively discussion featuring:
- Thomas Andersen, VP of engineering in the Synopsys EDA Group
- Monica Farkash, principal member of the technical staff at AMD
- Savita Banerjee, DFT manager at Meta and SNUG Technical Committee chair
- Vikas Agrawal, director of engineering at NVIDIA
Read on to learn how these experts envision the role of AI in addressing key challenges across the chip development cycle.
To read the full article, click here
Related Semiconductor IP
- Configurable CPU tailored precisely to your needs
- Ultra high-performance low-power ADC
- HiFi iQ DSP
- CXL 4 Verification IP
- JESD204E Controller IP
Related Blogs
- How SiFive is Driving AI and Datacenter Innovation
- How PCIe® Technology is Connecting Disaggregated Systems for Generative AI
- How Physical AI Is Redefining the Automotive Industry
- Scaling for Success: How Weebit is Preparing for its Next Phase of Growth
Latest Blogs
- The Memory Imperative for Next-Generation AI Accelerator SoCs
- Leadership in CAN XL strengthens Bosch’s position in vehicle communication
- Validating UPLI Protocol Across Topologies with Cadence UALink VIP
- Cadence Tapes Out 32GT/s UCIe IP Subsystem on Samsung 4nm Technology
- LPDDR6 vs. LPDDR5 and LPDDR5X: What’s the Difference?