How Is AI Driving the Next Innovation Wave for Electronic Design?
If it seems that AI is everywhere all at once these days, it’s not your imagination. From our smart speakers and web searches to arduous pursuits like climate change modeling and vaccine discovery, AI is optimizing and accelerating processes in a wide array of areas. In the chip design world, intelligence is providing an answer to the complicated challenges facing the semiconductor industry, from silicon engineering talent shortages to growing chip design complexities and aggressive time-to-market targets.
There was no shortage of insights into the challenges and opportunities of AI in the semiconductor industry during the recent SNUG Silicon Valley 2023 conference in Santa Clara. At one of the event’s lunchtime panels, “How AI Is Driving the Next Innovation Wave for EDA,” Karl Freund, founder and principal analyst at Cambrian-AI Research, moderated a lively discussion featuring:
- Thomas Andersen, VP of engineering in the Synopsys EDA Group
- Monica Farkash, principal member of the technical staff at AMD
- Savita Banerjee, DFT manager at Meta and SNUG Technical Committee chair
- Vikas Agrawal, director of engineering at NVIDIA
Read on to learn how these experts envision the role of AI in addressing key challenges across the chip development cycle.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related Blogs
- How 5G is Driving AI at the Edge
- AI Is Driving a New Frontier in Chip Design
- 2023 in Review: AI Takes Center Stage in the Eternal Quest for Innovation
- How AI Is Enabling Digital Design Retargeting to Maximize Productivity
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?