How Is AI Driving the Next Innovation Wave for Electronic Design?
If it seems that AI is everywhere all at once these days, it’s not your imagination. From our smart speakers and web searches to arduous pursuits like climate change modeling and vaccine discovery, AI is optimizing and accelerating processes in a wide array of areas. In the chip design world, intelligence is providing an answer to the complicated challenges facing the semiconductor industry, from silicon engineering talent shortages to growing chip design complexities and aggressive time-to-market targets.
There was no shortage of insights into the challenges and opportunities of AI in the semiconductor industry during the recent SNUG Silicon Valley 2023 conference in Santa Clara. At one of the event’s lunchtime panels, “How AI Is Driving the Next Innovation Wave for EDA,” Karl Freund, founder and principal analyst at Cambrian-AI Research, moderated a lively discussion featuring:
- Thomas Andersen, VP of engineering in the Synopsys EDA Group
- Monica Farkash, principal member of the technical staff at AMD
- Savita Banerjee, DFT manager at Meta and SNUG Technical Committee chair
- Vikas Agrawal, director of engineering at NVIDIA
Read on to learn how these experts envision the role of AI in addressing key challenges across the chip development cycle.
To read the full article, click here
Related Semiconductor IP
- MIPI SoundWire I3S Peripheral IP
- MIPI SoundWire I3S Manager IP
- eDP 2.0 Verification IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- LLM AI IP Core
Related Blogs
- How SiFive is Driving AI and Datacenter Innovation
- How PCIe 7.0 is Boosting Bandwidth for AI Chips
- How PCIe® Technology is Connecting Disaggregated Systems for Generative AI
- Semidynamics – Customizable RISC-V Technology for the Next Five AI Revolutions
Latest Blogs
- Rivos Collaborates to Complete Secure Provisioning of Integrated OpenTitan Root of Trust During SoC Production
- From GPUs to Memory Pools: Why AI Needs Compute Express Link (CXL)
- Verification of UALink (UAL) and Ultra Ethernet (UEC) Protocols for Scalable HPC/AI Networks using Synopsys VIP
- Enhancing PCIe6.0 Performance: Flit Sequence Numbers and Selective NAK Explained
- Smarter ASICs and SoCs: Unlocking Real-World Connectivity with eFPGA and Data Converters