How Is AI Driving the Next Innovation Wave for Electronic Design?
If it seems that AI is everywhere all at once these days, it’s not your imagination. From our smart speakers and web searches to arduous pursuits like climate change modeling and vaccine discovery, AI is optimizing and accelerating processes in a wide array of areas. In the chip design world, intelligence is providing an answer to the complicated challenges facing the semiconductor industry, from silicon engineering talent shortages to growing chip design complexities and aggressive time-to-market targets.
There was no shortage of insights into the challenges and opportunities of AI in the semiconductor industry during the recent SNUG Silicon Valley 2023 conference in Santa Clara. At one of the event’s lunchtime panels, “How AI Is Driving the Next Innovation Wave for EDA,” Karl Freund, founder and principal analyst at Cambrian-AI Research, moderated a lively discussion featuring:
- Thomas Andersen, VP of engineering in the Synopsys EDA Group
- Monica Farkash, principal member of the technical staff at AMD
- Savita Banerjee, DFT manager at Meta and SNUG Technical Committee chair
- Vikas Agrawal, director of engineering at NVIDIA
Read on to learn how these experts envision the role of AI in addressing key challenges across the chip development cycle.
To read the full article, click here
Related Semiconductor IP
- Simulation VIP for AMBA CHI-C2C
- Process/Voltage/Temperature Sensor with Self-calibration (Supply voltage 1.2V) - TSMC 3nm N3P
- USB 20Gbps Device Controller
- SM4 Cipher Engine
- Ultra-High-Speed Time-Interleaved 7-bit 64GSPS ADC on 3nm
Related Blogs
- How SiFive is Driving AI and Datacenter Innovation
- How AI Is Enabling Digital Design Retargeting to Maximize Productivity
- How PCIe 7.0 is Boosting Bandwidth for AI Chips
- How PCIe® Technology is Connecting Disaggregated Systems for Generative AI
Latest Blogs
- Arm and Synopsys: Delivering an Integrated, Nine-Stage “Silicon-to-System” Chip Design Flow
- Accelerate Automotive System Design with Cadence AI-Driven DSPs
- What Makes FPGA Architecture Ideal for Ultra-Low-Latency Systems?
- Introducing agileSecure anti-tamper security portfolio
- Same Chip, Two Destinies: How Power Profiles Improve With On-Chip Monitoring