How Cloud IC Verification Reduced DRC Runtimes by 65%
How many transistors can you pack into the space of a handheld device? The number increases by orders of magnitude with each passing decade. Portable music players illustrate the point. In 1979, a transistor radio required roughly 200 transistors. In 1984, the CD player needed around 1,500 transistors. In 1990, an MP3 player needed approximately 10,000 transistors. For the digital audio player of 2015, it was around 1,000,000 transistors. Advances in process technology has enabled these increases, and today multi-die systems, largely driven by advanced AI and 5G applications, are helping to enable another gigantic leap forward. In fact, in 2023, a typical smartphone had over 10 billion transistors! The user advantages are clear. In the case of music, this translates to better fidelity, more space to play, store, and stream your favorite tunes, more features in terms of sharing, playback, interoperability with other devices, and more. But sophistication is not without its design challenges.
The increased need for compute resources is not in practical alignment with the capital expense of on-premise servers or the time it takes to install them. In the face of cost pressures, shrinking market windows, and market demands—better performance and more features—on-premise storage is a burden that many businesses can no longer bear. The need for the elastic scaling of compute resources for IC design in the cloud has arrived.
The first broad-scale SaaS solution to enable you to leverage the cloud for IC design is Synopsys Cloud. Synopsys Cloud combines the availability of advanced compute and storage infrastructure with unlimited access to EDA software licenses on demand. As part of the TSMC Open Innovation Platform® (OIP) Ecosystem, Synopsys recently collaborated with TSMC and Microsoft to conduct a test case for performing design rule checks (DRCs) in the Microsoft Azure cloud on the TSMC N3E process using Synopsys IC Validator™ physical verification, a Synopsys Cloud offering.
The results? DRC in the cloud can help get your next big, complex IC designs to sign off faster – here’s how.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related Blogs
- Media Tablet & Smartphones to generate $6 Billion market in... power management IC segment by 2012, says IPnest
- How to manage decreasing by 70% a $5B IC business in less than 6 years? TI knows the answer...
- How To Build A $40bn IC Company From $1.75m Capital
- Standing the Test of Time: How Advanced Protocol Verification Creates Bulletproof SoC Designs
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?