Genus and Innovus: Compus and Spatial
Yesterday I covered the first part of Chuck Alpert's presentation on the upcoming-any-day-now release of Genus (19.1 i you're counting). Today I'll dig into the details a bit more.
In the new release, there is a next-generation compiler called Compus (pronounced like compass, my favorite extinct EDA company). This very aggressively flattens the levels of logic. As an example, iChuck had a huge priority encoder might end up with 92,000 instances at elaboration, but can be optimized down to 29,000.
Compus aggressively uses multiple CPUs to try different architectures and so guides the synthesis process to the correct microarchitecture, especially opt. This is analogous to what the user might do in prior generations of synthesis, manually getting the tool to try different ideas and picking the one that looked the most promising for doing all the detailed optimization.
To read the full article, click here
Related Semiconductor IP
- NPU IP Core for Mobile
- MSP7-32 MACsec IP core for FPGA or ASIC
- UHF RFID tag IP with 3.6kBit EEPROM and -18dBm sensitivity
- NPU IP Core for Edge
- Specialized Video Processing NPU IP
Related Blogs
- Evaluating Spatial Audio - Part 2 - Creating and Curating Content for Testing
- Revolutionizing Electronic Circuit Testing and Debugging Using JTAG
- Formal verification best practices: sign-off and wrap-up
- Buffer bound vulnerabilities and their dangers
Latest Blogs
- Upgrade the Raspberry Pi for AI with a Neuromorphic Processor
- Securing The Road Ahead: MACsec Compliant For Automotive Use
- Beyond design automation: How we manage processor IP variants with Codasip Studio
- Cadence Extends Support for Automotive Solutions on Arm Zena Compute Subsystems
- The Role of GPU in AI: Tech Impact & Imagination Technologies