EUV Will Not be Ready For 14nm, says Imec President...
December 28, 2012
EUV will not be ready for 14nm,says the President of Imec, Luc van den Hove.
"I believe the time to decide lithography options for 14nm is basically now, and it's clear EUV is not ready for the challenge," said van den Hove.
One option at 14nm is triple patterning, but this would increase wafer cost by 90% compared to 28nm, said van den Hove.
To read the full article, click here
Related Semiconductor IP
- xSPI Multiple Bus Memory Controller
- MIPI CSI-2 IP
- PCIe Gen 7 Verification IP
- WIFI 2.4G/5G Low Power Wakeup Radio IP
- Radar IP
Related Blogs
- Six Issues that will Inhibit Profitable Growth in 2010 - Be Ready
- Need really big FPGAs? Xilinx will be taking the "3D" route for initial Virtex 7 parts
- Why IC Prices Will Be High In 2011
- Smartphone ICs Are Not A Comfortable Place To be
Latest Blogs
- The Growing Importance of PVT Monitoring for Silicon Lifecycle Management
- Unlock early software development for custom RISC-V designs with faster simulation
- HBM4 Boosts Memory Performance for AI Training
- Using AI to Accelerate Chip Design: Dynamic, Adaptive Flows
- Locking When Emulating Xtensa LX Multi-Core on a Xilinx FPGA