EUV Will Not be Ready For 14nm, says Imec President...
December 28, 2012
EUV will not be ready for 14nm,says the President of Imec, Luc van den Hove.
"I believe the time to decide lithography options for 14nm is basically now, and it's clear EUV is not ready for the challenge," said van den Hove.
One option at 14nm is triple patterning, but this would increase wafer cost by 90% compared to 28nm, said van den Hove.
Related Semiconductor IP
- RISC-V CPU IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
Related Blogs
- Six Issues that will Inhibit Profitable Growth in 2010 - Be Ready
- Why IC Prices Will Be High In 2011
- Smartphone ICs Are Not A Comfortable Place To be
- Global semiconductor market will be $313 billion in 2012: SSIA
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?