Europe Needs Volume FD-SOI Fab To Meet Kroes' 20% Target
January 27, 2014
The cornerstone of the European Leaders Group (ELG) report to Neelie Kroes, due in a week or two, should be the construction of a high volume FD-SOI wafer fab, said Malcolm Penn, CEO of Future Horizons, at the company’s forecast meeting in London, earlier this week.
The ELG was set up to devise a plan to implement the 20% European semiconductor market share target in Kroes’ 10/100/20 plan.
The ELG was due to report on December 16th. But instead of a detailed roadmap the EC issued a statement of general aspirations with an undertaking that a detailed roadmap for implementation would be published in late January or early February.
To read the full article, click here
Related Semiconductor IP
- Flexible Pixel Processor Video IP
- Bluetooth Low Energy 6.0 Digital IP
- Verification IP for Ultra Ethernet (UEC)
- MIPI SWI3S Manager Core IP
- Ultra-low power high dynamic range image sensor
Related Blogs
- Fab For Europe
- Is European Fab Feasible?
- Have EC And ST Changed Tack On European Fab?
- Support For European 450mm Fab Strengthening
Latest Blogs
- How is RISC-V’s open and customizable design changing embedded systems?
- Imagination GPUs now support Vulkan 1.4 and Android 16
- From "What-If" to "What-Is": Cadence IP Validation for Silicon Platform Success
- Accelerating RTL Design with Agentic AI: A Multi-Agent LLM-Driven Approach
- UEC-CBFC: Credit-Based Flow Control for Next-Gen Ethernet in AI and HPC