EDPS: SoC FPGAs
April 9, 2012
Mike Hutton of Altera spends most of his time thinking about a couple of process generations out. So a lot of what he worries about is not so much the fine-grained architecture of what they put on silicon, but rather how the user is going to get their system implemented. 2014 is predicted to be the year in which over half of all FPGAs will feature and embedded processor, and at the higher end of Altera and Xilinx's product lines it is already well over that. Of course SoCs are everywhere, in both regular silicon (Apple, Nvidia, Qualcomm...) and FPGA SoCs from Xilinx, Altera and others.
To read the full article, click here
Related Semiconductor IP
- Multi-channel, multi-rate Ethernet aggregator - 10G to 400G AX (e.g., AI)
- Multi-channel, multi-rate Ethernet aggregator - 10G to 800G DX
- 200G/400G/800G Ethernet PCS/FEC
- 50G/100G MAC/PCS/FEC
- 25G/10G/SGMII/ 1000BASE-X PCS and MAC
Related Blogs
- Altera's new ARM-based SoC FPGAs
- Altera's Real Impact with ARM based SOC FPGAs
- Xilinx ARMs FPGAs, Altera to MIPSify Them
- Bringing MEMS and asynchronous logic into an SoC design flow