Defacto SoC Compiler performance on AWS Graviton3
Defacto SoC Compiler is a leading tool for System on Chip integration, allowing users to bring together various IP blocks such as CPU cores and interconnect fabrics according to relevant constraints and create the RTL needed to stich all these components together. SoC Compiler is used at Arm to accelerate the generation of top-level Verilog code while reducing the scope for errors.
As an important component within key IP design flows, ensuring that SoC Compiler is able to turn around results as quickly as possible is critical to maintaining the productivity of our engineers. With that in mind, we have been reviewing the performance of the tool on the latest Arm Architecture instances available within our compute environment.
Arm performed an analysis to validate the performance of Defacto’s SoC Compiler on a spread of machines across our AWS environment.
To read the full article, click here
Related Semiconductor IP
- Network-on-Chip (NoC)
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- DVB-S2 Demodulator
- UCIe PHY (Die-to-Die) IP
- UCIe-S 64GT/s PHY IP
Related Blogs
- Arm Compilers and Performance Libraries for HPC developers now available for free
- SSD Interfaces and Performance Effects
- Firmware as the performance differentiator for SSD controllers
- The most important R&D performance metrics
Latest Blogs
- Enabling End-to-End EDA Flow on Arm-Based Compute for Infrastructure Flexibility
- Real PPA improvements from analog IC migration
- Design specification: The cornerstone of an ASIC collaboration
- The importance of ADCs in low-power electrocardiography ASICs
- VESA Adaptive-Sync V2 Operation in DisplayPort VIP