DAC Vision from Aart de Geus
Today I am continuing with the vision talks given by EDA executives during DAC 2013 in Austin. The series started with Mentor’s Wally Rhines who talked about the coming end to Moore’s Law and the way in which the industry will get around that problem. Then Cadence’s Lip Bu Tan talked about the two platforms that have been driving the industry and the third even larger one that is just getting started. Today it is the turn of Synopsys founder, chairman and co-CEO – Aart de Geus.
“50 years of design automation, 50 years, and we the EDA industry are enabling the greatest techonomic push-pull in human history” is how Aart started his talk. He explained that we have enabled an exponential growth that has never before been seen in mankind. Such leaps are usually made up of a 50 year push phase followed by a 50 year applications pull. As past examples he cited the renaissance and the industrial age.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related Blogs
- EDA / IP Business Model Debate: Daniel Nenni versus Aart de Geus
- "Professor" Aart de Geus gives latest Techonomics lecture on collaboration and System Realization at the Semico Summit in Scottsdale
- DAC Vision from Cadence's Lip-Bu Tan
- Videos: Embedded Vision Summit demos and Structure from Motion tutorial
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?