CES - All about software and standards
January 11, 2013
This week's big Las Vegas tech event, the Consumer Electronics Show (CES), illustrates an important trend. While software means nothing without hardware to execute it and interact with the real world, the value of that hardware is now being defined primarily by software -- and standards.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related Blogs
- Easing software development for high-performance zonal controller based on Arm Cortex-R82AE
- NPU IP Architecture Shaped Through Software Insights and Use-Case Analysis
- CXL 3.1: How Evolving CXL Standards are Pushing Interconnects to Even Higher Performance
- Trillions of Cycles per Day: How SiFive Boosts IP and Software Validation with Synopsys HAPS Prototyping System
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?