Complete IP port-folio built in less than two years!
We have posted several blogs related to Cadence IP strategy, or I should say new strategy. Each of these blogs was dealing with a particular product, like PCI Express gen-3 Controller IP, latest DDR4 Memory Controller or Wide I/O. This approach was equivalent to describe trees, one after one, and finally ignoring the forest! It’s possible to define a date, the T0 when Cadence has decided to consider implementing this new strategy to develop IP business: at the end of Q1 2012, when martin Lund came on board as Senior VP, IP Group. Since then, in about 20 months, Cadence has made numerous acquisitions: Cosmic Circuits, Evatronix, the SerDes Design Team of PMC Sierra and Tensilica, the latest being the most expansive and also the most ambitious. Engaging in the DSP/CPU IP core business is certainly a strong signal to the market that Cadence takes IP seriously! As far as I am concerned, I think that Cadence positioning in the Interface IP market is also a strong signal, and could be even more rewarding in term of volume of business on the mid-term, or within three to five years.
To read the full article, click here
Related Blogs
- Cadence Showcases World's First 128GT/s PCIe 7.0 IP Over Optics
- DDR5 12.8Gbps MRDIMM IP: Powering the Future of AI, HPC, and Data Centers
- Flow Control Credit Updates in PCIe 6.1 ECN
- Advancing Die-to-Die Connectivity: The Next-Generation UCIe IP Subsystem
Latest Blogs
- Analog Design and Layout Migration automation in the AI era
- UWB, Digital Keys, and the Quest for Greater Range
- Building Smarter, Faster: How Arm Compute Subsystems Accelerate the Future of Chip Design
- MIPS P8700 RISC-V Processor for Advanced Functional Safety Systems
- Boost SoC Flexibility: 4 Design Tips for Memory Subsystems with Combo DDR3/4 Interfaces