New ASIL D Certifications Broaden CAST's Functional Safety IP Line
At CAST we take safety seriously and are proud to offer one of the broadest arrays of silicon IP cores that are certified for Automotive Functional Safety.
Functional Safety (FuSa) in general is the engineering effort to ensure that a system automatically reduces or avoids risk in the face of various hazards.
International standard IEC 61508, Functional Safety of Electrical/Electronic/Programmable Electronic Safety-related Systems, governs safety-related systems. Several variants of IEC 61508 provide standards for specific industries, including railways, process industries, power plants, machinery, defense and military aviation, commercial aviation, nuclear, medical devices, space, and automotive systems.
The recent evolution of advanced driver-assistance systems (ADAS) and autonomous vehicles and their potentially life-threatening risks has focused attention on automotive FuSa and the ISO 26262 standard that formally defines it. For silicon IP, ISO 26262 compliance means the core has been designed following the guidelines and metrics defined in the standard, and that it conforms to a particular Automobile Safety Integrity Level (ASIL).
Related Semiconductor IP
- ARC Functional Safety (FS) Processor IP supports ASIL B and ASIL D safety levels to simplify safety-critical automotive SoC development and accelerate ISO 26262 qualification
- FlexNoC Functional Safety (FuSa) Option helps meet up to ISO 26262 ASIL B and D requirements against random hardware faults.
- DisplayPort Transmit Controller ASIL Compliant
- ASIL B Ready PCIe 5.0 Integrity and Data Encryption (IDE) Security IP
Related Blogs
- NetSpeed and Arm Partner to Create ASIL D Safety Islands for Autonomous Vehicle Applications
- Winning Embedded World Best in Show for RISC-V Functional Safety Processor
- ARM Compiler 6: Simplifying functional safety all the way to autonomous driving systems
- Driver Assistance and Autonomous? Need ASIL D Ready Certified CPU!
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?