Arm Cortex-X1C: scalable innovation for laptop and desktop
2020 was a big year for Arm CPU technology, as we announced the first ever Arm Cortex-X CPU – the Cortex-X1. This has been a tremendous success, representing a major shift in our performance trajectory and allowing our program partners to focus on ultimate performance for specific use cases. Cortex-X1 is already in silicon in Samsung LSI's Exynos 2100 SoC and Qualcomm's Snapdragon 888 5G mobile platform. Both chipsets power the Samsung Galaxy S21 range of flagship smartphones. More recently, we have seen the Google Pixel 6 launched, with the Cortex-X1 powered Google Tensor chip.
Also in 2020, we announced the Arm Cortex-A78C CPU. This is a CPU purpose-built to be part of scalable and secure compute solutions for the next-generation of laptop devices and ‘on-the-go’ devices.
The Arm Cortex-X1C CPU
We are continuing this commitment to address market-specific needs with the new Arm Cortex-X1C CPU. This is designed for scalable ‘big’ core computing. Like the Cortex-A78C, the Cortex-X1C can be part of a scalable solution for always on, always connected laptops with multi-day battery life. However, it can also target desktops through a new range of premium performance benefits. Alongside the performance uplift from Cortex-A78C, the Cortex-X1C offers enhanced security and unrivalled developer support to enable the very best protection and user experiences on laptop and desktop devices.
To read the full article, click here
Related Semiconductor IP
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- MIPI SoundWire I3S Peripheral IP
- P1619 / 802.1ae (MACSec) GCM/XTS/CBC-AES Core
- LPDDR6/5X/5 Controller IP
- Post-Quantum ML-KEM IP Core
Related Blogs
- Arm to IPO after Nvidia bid fails
- Mali-G710: a developer overview
- Reduce H.265 High-Res Encoding Costs by over 80% with AWS Graviton2
- Stoking the Fire in HPC
Latest Blogs
- ML-DSA explained: Quantum-Safe digital Signatures for secure embedded Systems
- Efficiency Defines The Future Of Data Movement
- Why Standard-Cell Architecture Matters for Adaptable ASIC Designs
- ML-KEM explained: Quantum-safe Key Exchange for secure embedded Hardware
- Rivos Collaborates to Complete Secure Provisioning of Integrated OpenTitan Root of Trust During SoC Production