Arm and Arteris IP present AI NPU and ISO 26262 integration together at ICCAD China
December 4, 2018
On Friday, Jerry Shu, Senior Manager for Automotive Marketing at Arm and Gary Ge, Senior Solutions Architect at Arteris IP, jointly presented "Implementing ISO 26262 Compliant AI Systems with Arm and Arteris IP" to an audience at the ICCAD China conference in Zhuhai China.
The joint presentation describes how new artificial intelligence (AI) and machine learning (ML) acceleration IP from Arm, like the Arm® NPU and Mali™ C71, can be implemented in ISO 26262-compliant automotive systems with the help of functional safety mechanisms in the Arteris IP FlexNoC and Ncore interconnects. Example systems discussed include Arm's new Cortex®-A76AE processors and the Cortex®-R52 CPU.
To read the full article, click here
Related Semiconductor IP
- Embedded Hardware Security Module (Root of Trust) - Automotive Grade ISO 26262 ASIL-B
- 8-stage superscalar processor that supports ISO 26262 ASIL (Automotive Safety Integrity Level) -D level functional safety for automotive applications
- 32-bit RISC-V embedded processor with TÜV SÜD ISO 26262 ASIL B certification
- 32-bit CPU IP core supporting ISO 26262 ASIL B level functional safety for automotive applications
- ARC Functional Safety (FS) Processor IP supports ASIL B and ASIL D safety levels to simplify safety-critical automotive SoC development and accelerate ISO 26262 qualification
Related Blogs
- Designing Smarter Edge AI Devices with the Award-Winning Synopsys ARC NPX6 NPU IP
- Demystifying the Qualification Process for Automotive Certification: ISO 26262 Compliance for CSI IP Products and Reliability Testing
- Advanced SoC Development Uses Next-Gen IP Integration Tools
- Imagination achieves ISO 26262 statement of conformance
Latest Blogs
- The Growing Importance of PVT Monitoring for Silicon Lifecycle Management
- Unlock early software development for custom RISC-V designs with faster simulation
- HBM4 Boosts Memory Performance for AI Training
- Using AI to Accelerate Chip Design: Dynamic, Adaptive Flows
- Locking When Emulating Xtensa LX Multi-Core on a Xilinx FPGA