Arm and Arteris IP present AI NPU and ISO 26262 integration together at ICCAD China
December 4, 2018
On Friday, Jerry Shu, Senior Manager for Automotive Marketing at Arm and Gary Ge, Senior Solutions Architect at Arteris IP, jointly presented "Implementing ISO 26262 Compliant AI Systems with Arm and Arteris IP" to an audience at the ICCAD China conference in Zhuhai China.
The joint presentation describes how new artificial intelligence (AI) and machine learning (ML) acceleration IP from Arm, like the Arm® NPU and Mali™ C71, can be implemented in ISO 26262-compliant automotive systems with the help of functional safety mechanisms in the Arteris IP FlexNoC and Ncore interconnects. Example systems discussed include Arm's new Cortex®-A76AE processors and the Cortex®-R52 CPU.
To read the full article, click here
Related Semiconductor IP
- Embedded Hardware Security Module (Root of Trust) - Automotive Grade ISO 26262 ASIL-B
- 8-stage superscalar processor that supports ISO 26262 ASIL (Automotive Safety Integrity Level) -D level functional safety for automotive applications
- 32-bit CPU IP core - ISO 26262 Automotive Functional Safety Compliant
- RISC-V CPU IP With ISO 26262 Automotive Functional Safety Compliant
- Embedded HSM Family (Root of Trust) - Automotive Grade ISO 26262 ASIL-B
Related Blogs
- Demystifying the Qualification Process for Automotive Certification: ISO 26262 Compliance for CSI IP Products and Reliability Testing
- Advanced SoC Development Uses Next-Gen IP Integration Tools
- Imagination achieves ISO 26262 statement of conformance
- Cloud infrastructure for continuous integration tests
Latest Blogs
- How is RISC-V’s open and customizable design changing embedded systems?
- Imagination GPUs now support Vulkan 1.4 and Android 16
- From "What-If" to "What-Is": Cadence IP Validation for Silicon Platform Success
- Accelerating RTL Design with Agentic AI: A Multi-Agent LLM-Driven Approach
- UEC-CBFC: Credit-Based Flow Control for Next-Gen Ethernet in AI and HPC