Altera and Micron help propel HMC, but will 3D packaging limit interest?
September 11, 2013
Altera Corp and Micron Technology Inc demonstrated a big step forward for Hybrid Memory Cube, by showing a Stratix V interface to the promising 3D technology. How might packaging limit HMC's popularity compared to special-purpose nonvolatiles like ferroelectric or magnetoresistive RAM?
In early August, we talked about the growing importance of memory and system-bus interfaces on next-generation FPGAs. Altera and Micron, both members of the HMC Consortium, are hoping to accelerate the viability and hence the utility of hybrid cubes by making them a mainstream alternative to DRAM and SRAM. Altera not only showed a Stratix V prototype, but indicated it would work on HMC for its upcoming Gen 10 family of FPGAs.
Related Semiconductor IP
- RISC-V CPU IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
Related Blogs
- Synopsys and Powerchip Deliver New Advanced 3DIC Packaging Solution for AI Applications
- Altera Licenses MIPS32 Processor Architecture
- PLD Overview: Xilinx and Altera
- Xilinx ARMs FPGAs, Altera to MIPSify Them
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?