Accellera + OSCI = what exactly?
December 7, 2011
At this point, everyone has reported on the merger of OSCI and Accellera, two standards groups that operate in the EDA and IP domain. The principle output from OSCI has been the SystemC language and technologies surrounding it, such as the TLM 2.0 transaction level modeling interface. Accellera has been in existence a lot longer and is the home of several languages such as Verilog, SystemVerilog, PSL and some aspects of VHDL. More recently it has become the home for verification methodologies such UVM and, through its merger with the SPIRIT consortium, got into the area of IP description and management. So what are the advantages and disadvantages of having these come together under one roof?
To read the full article, click here
Related Semiconductor IP
- Flexible Pixel Processor Video IP
- Complex Digital Up Converter
- Bluetooth Low Energy 6.0 Digital IP
- Verification IP for Ultra Ethernet (UEC)
- MIPI SWI3S Manager Core IP
Related Blogs
- Linux-Based Audio Platform with Cadence Tensilica HiFi 5
- Silicon Creations Presents Architectures and IP for SoC Clocking
- Side-Channel Attacks On Post-Quantum Cryptography
- Why ESD Co-Design is Essential for Next-Gen ICs
Latest Blogs
- Evolution of CXL PBR Switch in the CXL Fabric
- CNNs and Transformers: Decoding the Titans of AI
- How is RISC-V’s open and customizable design changing embedded systems?
- Imagination GPUs now support Vulkan 1.4 and Android 16
- From "What-If" to "What-Is": Cadence IP Validation for Silicon Platform Success