Accellera + OSCI = what exactly?
December 7, 2011
At this point, everyone has reported on the merger of OSCI and Accellera, two standards groups that operate in the EDA and IP domain. The principle output from OSCI has been the SystemC language and technologies surrounding it, such as the TLM 2.0 transaction level modeling interface. Accellera has been in existence a lot longer and is the home of several languages such as Verilog, SystemVerilog, PSL and some aspects of VHDL. More recently it has become the home for verification methodologies such UVM and, through its merger with the SPIRIT consortium, got into the area of IP description and management. So what are the advantages and disadvantages of having these come together under one roof?
To read the full article, click here
Related Semiconductor IP
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- ML-KEM Key Encapsulation & ML-DSA Digital Signature Engine
- MIPI SoundWire I3S Peripheral IP
- ML-DSA Digital Signature Engine
- P1619 / 802.1ae (MACSec) GCM/XTS/CBC-AES Core
Related Blogs
- Trust at the Core: A Deep Dive into Hardware Root of Trust (HRoT)
- UEC-LLR: The Future of Loss Recovery in Ethernet for AI and HPC
- Scalable I/O Virtualization: A Deep Dive into PCIe’s Next Gen Virtualization
- The Blind Spot of Semiconductor IP Sales
Latest Blogs
- How Network-on-Chip Architectures Are Powering the Future of Microcontroller Design
- PCIe Low-Power Validation Challenges and Potential Solutions (PIPE/L1 Substates)
- Rethinking Edge AI Interconnects: Why Multi-Protocol Is the New Standard
- Tidying Up: FIPS-Compliant Secure Zeroization for OTP
- Accelerating Your Development: Simplify SoC I/O with a Single Multi-Protocol SerDes IP