A Strategy to Verify an AXI/ACE Compliant Interconnect (2 of 4)
In the last post of this series, we focused on the first level of testing required for verifying an AXI/ACE Compliant Interconnect — Integration/Connectivity testing. In this post, we will focus on basic coherent transaction testing. We use the term basic to signify something that is a prerequisite before we move on to more advanced testing. Coherent transactions are a set of transactions used in the AXI/ACE protocol to perform load and store operations. Each of these transactions have a different set of response requirements from the Interconnect. Further, each of these transactions can be used in multiple configurations. We need to verify that the Interconnect works correctly for each of these transaction types. We will first give an overview of the protocol before moving on to a testing strategy for these.
To read the full article, click here
Related Semiconductor IP
- Very fast VMAF accelerator
- AV1 Video Encoder IP
- TSMC CLN3FFP HBM4 PHY
- CAN 2.0/CAN FD IP core
- Multi-Channel AXI DMA Engine
Related Blogs
- RISC-V: An Open Standard - Backed by a Global Community - to Enable Open Computing for All
- Analog Bits Steals the Show with Working IP on TSMC 3nm and 2nm and a New Design Strategy
- The need for a holistic approach to safety and security
- What are AI Chips? A Comprehensive Guide to AI Chip Design
Latest Blogs
- High Bandwidth Memory (HBM) at the AI Crossroads: Customization or Standardization?
- Relaxation-Aware Programming in ReRAM: Evaluating and Optimizing Write Termination
- Xiaomi’s New Self-Developed Silicon Powered by Arm Marks a 15-year Alliance Milestone
- Legacy IP Providers Struggle to Solve the NPU Dilemna
- Vision-Language Models (VLM) – the next big thing in AI?