A Strategy to Verify an AXI/ACE Compliant Interconnect (2 of 4)
In the last post of this series, we focused on the first level of testing required for verifying an AXI/ACE Compliant Interconnect — Integration/Connectivity testing. In this post, we will focus on basic coherent transaction testing. We use the term basic to signify something that is a prerequisite before we move on to more advanced testing. Coherent transactions are a set of transactions used in the AXI/ACE protocol to perform load and store operations. Each of these transactions have a different set of response requirements from the Interconnect. Further, each of these transactions can be used in multiple configurations. We need to verify that the Interconnect works correctly for each of these transaction types. We will first give an overview of the protocol before moving on to a testing strategy for these.
To read the full article, click here
Related Semiconductor IP
- PUF-based Post-Quantum Cryptography (PQC) Solution
- OPEN Alliance TC14 10BASE-T1S Topology Discovery IP
- HBM4 PHY IP
- 10-bit SAR ADC - XFAB XT018
- eFuse Controller IP
Related Blogs
- RISC-V: An Open Standard - Backed by a Global Community - to Enable Open Computing for All
- Three Smart Steps to Quickly Test a Register Map for Your Entire SoC
- Arm Ecosystem Collaborates on Standards to Enable a Thriving Chiplet Market
- A Fast and Seamless Way to Burst to the Cloud for Peak EDA Workloads