When will you be facing these 28nm design challenges?
It’s been shocking and exhilarating to see all of the 28nm process announcements lately. If you throw them all into a basket, you might get the idea that nothing could be simpler than throwing together a 28nm design with hundreds of millions of gates. A tag team consisting of JC Parker and Vishwas Rao set a standing-room-only audience straight about that topic at this week’s LSI 2010 Conference and Showcase. Their presentation was titled “MegaChip Design: Accelerated Closure of 100+ Million Gate Designs.” Parker is LSI’s Director of Design Implementation and Rao is a Senior Manager of Design Closure Methodology. With titles like those, and from the presentation, you can tell these two have seen their share of design challenges.
To read the full article, click here
Related Semiconductor IP
- Process/Voltage/Temperature Sensor with Self-calibration (Supply voltage 1.2V) - TSMC 3nm N3P
- USB 20Gbps Device Controller
- SM4 Cipher Engine
- Ultra-High-Speed Time-Interleaved 7-bit 64GSPS ADC on 3nm
- Fault Tolerant DDR2/DDR3/DDR4 Memory controller
Related Blogs
- Let's Talk PVT Monitoring: Supply Monitoring on 28nm & FinFET - The Challenges Posed
- Can the Semiconductor Industry Overcome Thermal Design Challenges in Multi-Die Systems?
- Navigating the challenges of manual IP design migrations
- Can AI-Driven Chip Design Meet the Challenges of Tomorrow?
Latest Blogs
- Shaping the Future of Semiconductor Design Through Collaboration: Synopsys Wins Multiple TSMC OIP Partner of the Year Awards
- Pushing the Boundaries of Memory: What’s New with Weebit and AI
- Root of Trust: A Security Essential for Cyber Defense
- Evolution of AMBA AXI Protocol: An Introduction to the Issue L Update
- An Introduction to AMBA CHI Chip-to-Chip (C2C) Protocol