When will you be facing these 28nm design challenges?
It’s been shocking and exhilarating to see all of the 28nm process announcements lately. If you throw them all into a basket, you might get the idea that nothing could be simpler than throwing together a 28nm design with hundreds of millions of gates. A tag team consisting of JC Parker and Vishwas Rao set a standing-room-only audience straight about that topic at this week’s LSI 2010 Conference and Showcase. Their presentation was titled “MegaChip Design: Accelerated Closure of 100+ Million Gate Designs.” Parker is LSI’s Director of Design Implementation and Rao is a Senior Manager of Design Closure Methodology. With titles like those, and from the presentation, you can tell these two have seen their share of design challenges.
To read the full article, click here
Related Semiconductor IP
- HBM4 PHY IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
- HBM4 Controller IP
- IPSEC AES-256-GCM (Standalone IPsec)
Related Blogs
- Let's Talk PVT Monitoring: Supply Monitoring on 28nm & FinFET - The Challenges Posed
- Can the Semiconductor Industry Overcome Thermal Design Challenges in Multi-Die Systems?
- Navigating the challenges of manual IP design migrations
- Can AI-Driven Chip Design Meet the Challenges of Tomorrow?
Latest Blogs
- ReRAM in Automotive SoCs: When Every Nanosecond Counts
- AndeSentry – Andes’ Security Platform
- Formally verifying AVX2 rejection sampling for ML-KEM
- Integrating PQC into StrongSwan: ML-KEM integration for IPsec/IKEv2
- Breaking the Bandwidth Barrier: Enabling Celestial AI’s Photonic Fabric™ with Custom ESD IP on TSMC’s 5nm Platform