瑞士研究人员推出开源处理器核,针对物联网低功耗无线通信应用
Peter Clarke, EETimes
3/31/2016 10:48 AM EDT
Researchers at ETH Zurich (Swiss Federal Institute of Technology in Zurich) and the University of Bologna have developed PULPino, an open-source processor optimized for low power consumption and application in wearables and the Internet of Things (IoT).
Open-source and collaborative development is now standard practise in the software world – Linux being an example. While there have been hardware efforts, such as OpenRISC and Opencores, open-source hardware has gained the most traction at the board level. Examples include Arduino and Raspberry Pi, for which the PCB designs are publicly available. However, the chips on which those boards are based have remained proprietary.
Now a team led by ETH Professor Luca Benini, has put into the public domain the full design of one of their microprocessor systems, a derivative of the PULP (Parallel ultra low power) project.
The 32-bit PULPino is designed for battery-powered devices with extremely low energy consumption. The arithmetic instructions are also open source: the scientists made the processor compatible with an open-source instruction set – RISC-V – developed at the University of California in Berkeley.
To read the full article, click here
Related Semiconductor IP
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- 64-bit High Performance Out-of-Order Processor - Out-of-Order, 3/4/6-Wide Decode
- ARC-V RPX Series Functional Safety Processor IP
- 32 bit RISC-V Multicore Processor with 256-bit VLEN and AMM
- Neuromorphic Processor IP (Second Generation)
Related News
- Fraunhofer IPMS 的 RISC-V 处理器内核现已为 Edge AI准备就绪
- SiFive 的Performance P550 内核树立RISC-V 处理器 IP 最高性能新标准
- 瑞典软件制造商IAR Systems的开发工具助力Fraunhofer IPMS用于功能安全的 RISC-V 处理器内核
- 高云半导体推出ISP(图像信号处理器)IP 核以及相关解决方案