RISC-V实现了跨越式发展
Event debuts cores, FPGA, AI chips, interconnect
By Rick Merritt, EETimes
December 4, 2018
SAN JOSE, Calif. — RISC-V is open for business, proponents will claim at the first annual summit for the open-source instruction set architecture today. The Silicon Valley event comes at a time when backers say that China is rallying around the architecture with perhaps hundreds of RISC-V SoCs and dozens of cores in the works.
At the event, Western Digital will detail a 32-bit embedded core that it will use in a controller for a consumer solid-state drive set to ship in 2020. It is releasing as open-source both the core and a protocol for a cache-coherent interconnect for RISC-V processors — and it has started work on a 64-bit core.
Related Semiconductor IP
- RISC-V CPU IP
- RISC-V Vector Extension
- RISC-V Real-time Processor
- RISC-V High Performance Processor
- 32b/64b RISC-V 5-stage, scalar, in-order, Application Processor. Linux and multi-core capable. Maps upto ARM A-35. Optimal PPA.
Related News
- Thread Group取得了来自ARM，NXP，OpenThread和Silicon Labs的第一个认证软件的可用性; 推出产品认证计划
- CEVA Bluebud 平台成为 TWS 耳塞、游戏耳机、耳戴式设备及可穿戴设备等产品以实现差异化、优质无线音频体验的关键
- Tiempo Secure 成为 RISC-V International 战略成员
- Andes晶心科技推出功能丰富、低功耗且高度安全的入门级 RISC-V 处理器 AndesCore® D23