RISC-V Takes a Leap Forward
Event debuts cores, FPGA, AI chips, interconnect
By Rick Merritt, EETimes
December 4, 2018
SAN JOSE, Calif. — RISC-V is open for business, proponents will claim at the first annual summit for the open-source instruction set architecture today. The Silicon Valley event comes at a time when backers say that China is rallying around the architecture with perhaps hundreds of RISC-V SoCs and dozens of cores in the works.
At the event, Western Digital will detail a 32-bit embedded core that it will use in a controller for a consumer solid-state drive set to ship in 2020. It is releasing as open-source both the core and a protocol for a cache-coherent interconnect for RISC-V processors — and it has started work on a 64-bit core.
To read the full article, click here
Related Semiconductor IP
- Multi-core capable 64-bit RISC-V CPU with vector extensions
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- RISC-V AI Acceleration Platform - Scalable, standards-aligned soft chiplet IP
- 32 bit RISC-V Multicore Processor with 256-bit VLEN and AMM
- All-In-One RISC-V NPU
Related News
- The Process of FPGA Design Takes Giant Leap Forward With the New Stellar IP Tool from 4DSP
- Thread Group Takes Leap Forward with Availability of First Certified Software Stacks from ARM, NXP, OpenThread and Silicon Labs; Launches Product Certification Program
- A Quantum Leap Forward by Google
- 4i2i, an Aberdeen technology company, takes leap into space after securing deal with NASA
Latest News
- JEDEC Announces Annual Update of DDR5 Serial Presence Detect (SPD) Contents Standard
- Tachyum Signs $220 Million Funding and $500 Million Purchase Order
- Advancing Functional Safety in Automotive and HPC Markets
- Secure-IC Enables World’s First PSA Level 4 Certification within Silicon Labs Series 3 ’s Secure Vault
- InPsytech showcases 3nm UCIe 3.0 technology at OCP 2025, Accelerating Innovation in Chiplet Ecosystem