Rambus 打造业界首个用于 FPGA 的 PCIe 5.0 数字控制器 IP
Rambus Demonstrates Industry-first PCIe 5.0 Digital Controller IP for FPGAs
SAN JOSE, Calif. – Aug. 30, 2021 – Rambus Inc. (NASDAQ: RMBS), a premier chip and silicon IP provider making data faster and safer, today announced that Rambus has demonstrated its PCI Express® (PCIe) 5.0 digital controller IP on leading FPGA platforms. PCIe 5.0 performance at 32 GT/s in FPGAs using a soft controller is an industry first, and another demonstration of technical leadership from Rambus. This capability expands the use models of FPGAs by enabling multi-instance, switching and bridging applications and accelerates the performance of FPGAs used in defense, networking, and test and measurement markets.
“We’ve achieved a new industry benchmark with the demonstration our PCIe 5.0 controller operating at 32 GT/s on popular FPGA platforms,” said Scott Houghton, general manager of Interface IP at Rambus. “With the growing importance of FPGAs in markets from defense to the data center, this solution developed by the newly-acquired PLDA team expands the Rambus portfolio and offers the next level of performance for mission-critical applications.”
Features of the Rambus PCIe 5.0 Digital Controller:
- Verified on leading FPGA platforms
- Supports up to 32 GT/s data rates
- Backwards compatible to PCIe 4.0 and 3.1/3.0
- Supports Endpoint, Root-port, Dual-mode, and Switch-port configurations
- Supports up to 64 Physical Functions (PF), 512 Virtual Functions (VF)
- Supports AER, ECRC, ECC, MSI, MSI-X, multi-function, crosslink, DOE, CMA over DOE, and other optional features and ECNs
For more information on the Rambus digital controller, please visit rambus.com/interface-ip/controllers/. Or to find out more details on Rambus Interface IP, including our PHYs and Controllers, please visit rambus.com/interface-ip.
Related Semiconductor IP
- PCIe 5.0 Controller with AMBA AXI interface
- PCIe 5.0 Controller supporting Endpoint, Root Port, Switch, Bridge and advanced features
- PCI Express (PCIe) 5.0 Controller
- PCIe 5.0 Premium Controller with AXI bridge & Advanced HPC Features (Arm CCA)
- Configurable controllers for PCIe 5.0 supporting Endpoint, Root Complex, Switch Port, and Dual Mode applications
Related News
- 经硅验证的12nm PCIe 5.0 PHY和控制器IP,彻底改变连接的新解决方案
- Digital Blocks通过在PCIe或UDP / IP网络接口上优化视频以及DMA数据流传输,扩展AMBA多通道DMA控制器IP内核系列的领军地位。
- PLDA凭借PCIe 5.0控制器与Broadcom PHY成功展示速度高达32 GT / s的PCIe 5.0 Link Training
- Alphawave与PLDA宣布合作,为包括PCIe(r) 5.0、CXL(TM)和PCIe 6.0在内的互连技术打造紧密集成的控制器和PHY IP解决方案