RISC-V基金会的Rick O'Connor专访
March 08, 2018 // By Peter Clarke, eeNews
The RISC-V Foundation was present at the Embedded World exhibition with its own booth that also hosted a number of companies within its growing ecosystem. eeNews caught up with Rick O'Connor, executive director of the foundation and asked why a new and open processor architecture was relevant to embedded applications.
"RISC-V (pronounced five) was really the result of a summer academic program to create a processor that could be used to teach processor design in 2010," O'Connor explained. The obvious choices for teaching had been the x86 and ARM but their instruction sets had become complicated and there were IP and license issues so using them for teaching was not really possible. The the primary motivation was for something simple but that used the best ideas for academia. It took until 2013 to develop and May 2014 was when the specification was first frozen.
But the reason that RISC-V Foundation was formed to look after the ISA specification was because companies liked the open-ness and wanted to make use of the architecture in the commercial environment, O'Connor added. "There are now more than 100 companies in the RISC-V Foundation. We call it an open instruction set architecture rather than open-source hardware. It's not the first. SPARC is open and there have been others."
To read the full article, click here
Related Semiconductor IP
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- RISC-V AI Acceleration Platform - Scalable, standards-aligned soft chiplet IP
- 32 bit RISC-V Multicore Processor with 256-bit VLEN and AMM
- All-In-One RISC-V NPU
- ISO26262 ASIL-B/D Compliant 32-bit RISC-V Core
Related News
- Synopsys与台积电合作开发基于7nm FinFET工艺的接口及基础IP
- 新思科技基础IP符合台积公司16FFC及28HPC+製程中严格的车用AEC-Q100第一级温度规范要求(AEC-Q100 Grade 1 Temperature Requirements)
- prpl基金会和CABA创建重要联盟以推进智能家居安全
- prpl基金会和IoTSF联盟将“设计安全性”置于嵌入式计算的核心