HMAC IP
Filter
Compare
51
IP
from 13 vendors
(1
-
10)
-
SHA IP Core with native SHA2-256 HMAC support
- FIPS PUB 180-4 compliant SHA2-256 function
- RFC 2104 compliant HMAC mode native support
- SHA2 224 and 256 bit modes support
-
Hash and HMAC Functions Accelerator
- FIPS PUB 180-4 compliant SHA2-256 function
- RFC 2104 compliant HMAC mode native support
- SHA2 224 and 256 bit modes support
- Secure storage for precomputed HMAC keys
-
Secure-IC's Securyzr™ HMAC compatible with Securyzr™ hardware Hash accelerators with SCA protections
- AMBA interface
- Compliant with all hash functions: SHA1, SHA2, SHA3, SM3
- Compliant with FIPS-198-1
-
Advanced HMAC SHA2 DPA- and FIA-Resistant Software Library
- Ultra-strong side-channel and SIFA protection
- NIST FIPS 180-4 compliant
- Supports SHA-224, SHA-256, SHA-384, SHA-512, SHA-512/224 and SHA-512/256 schemes
- Supports HMAC based on any one of these schemes
-
HMAC Accelerator with SHA-3, SHA-2, SHA-1
- Wide bus interface
- Supporting HMAC and Basic Hash operations for all algorithms: MD5, SHA-1, SHA-2 (224, 256, 384, 512), SHA-3 (224, 256, 384, 512)
- MAC Key XOR and Message padding
- Message data scheduling hardware
-
Advanced DPA- and FIA-resistant FortiMac HMAC SHA2 IP core
- Ultra-strong side-channel attack protection (at least 1B traces)
- Protected against fault injection attacks including SIFA
-
RT-650 DPA-Resistant Hardware Root of Trust Security Processor for Govt/Aero/Defense FIPS-140
- Secure co-processor
- Main processor agnostic
- Standard secure applications
-
RT-645 Embedded Hardware Security Module (HSM) for Automotive ASIL-D
- Custom-designed 32-bit RISC-V secure processor
- Security model include hierarchical privilege model, secure key management policy, hardware-enforced isolation/access control/protection, error management policy
- Standard hardware cryptographic accelerators, including AES (all modes), HMAC, SHA-2 (all modes), RSA up to 4096 bits, ECC up to 521 bits, a NIST-compliant Random Bit Generator, AXI Multi Issue Out-of-Order, and Fast DMA capability. Additional algorithms such as Whirlpool (SHE), SHA-1 (legacy), AES-CMAC, SHA-3, Poly1305, ChaCha and OSCCA SM2-3-4 are available
- Multi-layered security model protects all core componentsagainst a wide range of attacks
-
RT-640 Embedded Hardware Security Module (HSM) for Automotive ASIL-B
- Custom-designed 32-bit RISC-V secure processor
- Security model include hierarchical privilege model, secure key management policy, hardware-enforced isolation/access control/protection, error management policy
- Standard hardware cryptographic accelerators, including AES (all modes), HMAC, SHA-2 (all modes), RSA up to 4096 bits, ECC up to 521 bits, a NIST-compliant Random Bit Generator, AXI Multi Issue Out-of-Order, and Fast DMA capability. Additional algorithms such as Whirlpool (SHE), SHA-1 (legacy), AES-CMAC, SHA-3, Poly1305, ChaCha and OSCCA SM2-3-4 are available
- Multi-layered security model protects all core components against a wide range of attacks
-
RT-630-FPGA Hardware Root of Trust Security Processor for Cloud/AI/ML SoC FIPS-140
- Superior Security
- Enhanced Flexibility
- Security Models
- Cryptographic Accelerators
