IP Catalog > FEC

FEC IP

Filter
Filter

Login required.

Sign in

Login required.

Sign in

Login required.

Sign in

Search (254)
Compare 254 IP from 55 vendors (1 - 10)
  • JESD204 CYCLIC FEC IIP
    • Compliant with JESD204 specification JESD204C.
    • Supports Full JESD204C FEC functionality.
    • This FEC(Forward Error correction) methodology implements the (2074, 2048) binary cyclic code is shortened from the cyclic Fire code (8687, 8661).
    • Supports FEC of 26 bits parity bits.
    Block Diagram -- JESD204 CYCLIC FEC IIP
  • FEC RS (544,514) IIP
    • Compliant with CPRI Specification V7.0, IEEE Standard 802.3.2018 Ethernet specification and JESD204D Specification.
    • Supports full FEC functionality.
    • Supports Reed Solomon (544,514) FEC, 10-bit symbols.
    • Supports different input and output data widths of multiples of 10-bits.
    Block Diagram -- FEC RS (544,514) IIP
  • FEC RS (528,514) IIP
    • Compliant with CPRI Specification V7.0, IEEE Standard 802.3.2018 Ethernet specification and JESD204D Specification.
    • Supports full FEC functionality.
    • Supports Reed Solomon (528,514) FEC, 10-bit symbols.
    • Supports different input and output data widths of multiples of 10-bits.
    Block Diagram -- FEC RS (528,514) IIP
  • FEC RS (255,251) IIP
    • HDMI specification 2.1/2.1a and Scalabale Low Voltage Signaling with Embedded Clock (SLVS_EC) compliant.
    • Supports full FEC functionality.
    • Supports Reed Solomon (255,251) FEC, 8-bit symbols.
    • Supports the input and output data widths of multiples of 8-bit.
    Block Diagram -- FEC RS (255,251) IIP
  • FEC RS (254,250) IIP
    • VESA Display Port version 1.4/2.0/2.1 compliant.
    • Supports full FEC functionality.
    • Supports Reed Solomon (254,250) FEC, 10-bit symbols.
    • Supports the input and output data widths of multiples of 10-bit.
    Block Diagram -- FEC RS (254,250) IIP
  • FEC RS (198,194) IIP
    • Supports the Universal Serial Bus 4 Specification and VESA Display Port version 2.0/2.1 Specification.
    • Supports full FEC functionality.
    • Supports Reed Solomon (198,194) FEC, 8-bit symbols.
    • Supports the input and output data widths of multiples of 8-bit.
    Block Diagram -- FEC RS (198,194) IIP
  • ETHERNET CYCLIC FEC IIP
    • Compliant with ETHERNET specification.
    • Supports Full IEEE Standard 802.3.2018 Ethernet cyclic FEC functionality.
    • This FEC(Forward Error correction) methodology implements the (2112 , 2080) binary cyclic code is shortened from the cyclic Fire code (42987, 42955).
    • Supports FEC of 32 bits parity bits.
    Block Diagram -- ETHERNET CYCLIC FEC IIP
  • Reed Solomon FEC
    • Designed to support any Reed Solomon code.
    • Custom tailored to support specific codes see standard table below
    • Low Latency
    • FEC Processing cycles optimized for reduced buffering
    Block Diagram -- Reed Solomon FEC
  • FireCode FEC
    • Encoding and decoding is performed in 0 clock cycles.
    • No iterative Feedback in the pipeline
    • No RAMS/ROMS used.
    Block Diagram -- FireCode FEC
  • DisplayPort 1.4 FEC Transmitter (Tx) ASIL-B
    • VESA DisplayPort 1.4 compliant
    • Reed-Solomon RS (254,250) FEC, 10-bit symbols
    • Two-way interleaving for 1-, 2- and 4-lane modes (4-lane mode requires 2 FEC IP core instances)
    • DisplayPort main 8b/10b encoder included (Tx only)
    Block Diagram -- DisplayPort 1.4 FEC Transmitter (Tx) ASIL-B
×
Semiconductor IP